EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDW62B-30N-800.000

Description
VCXO, CLOCK, LVDS OUTPUT
CategoryPassive components    oscillator   
File Size121KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GDW62B-30N-800.000 Overview

VCXO, CLOCK, LVDS OUTPUT

3GDW62B-30N-800.000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerEuroquartz
Reach Compliance Codecompliant
Manufacturer's serial numberGDW62
Oscillator typeLVDS
Base Number Matches1
EURO
QUARTZ
11.4 x 9.6 x 2.5mm 6 pad SMD
Frequency range 750kHz to 800MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 2.35ps typical
Pull range from ±30ppm to ±150ppm
GDW62 LVDS VCXO
750.0kHz to 800.0MHz
DESCRIPTION
GDW576 LVDS output VCXOs are packaged in 6 pad 7 x 5mm SMD.
Typical phase jitter for GDW series VCXOs is 2.6ps. Applications
include phase lock loop, SONET/ATM, set-top boxes, MPEG ,
audio/video modulation, video game consoles and HDTV.
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption
<24MHz:
24.01 to 96MHz:
96.01 to 800MHz:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
750kHz to 800.0MHz
3.3 VDC ±5%
LVDS
4.3ps typical
27.0ps typical
2.6ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
10ms maximum, 5ms typical
25mA max.
65mA max.
100mA max.
2kV maximum
-55° to +150°C
±2ppm per year maximum
Fully compliant
PHASE NOISE
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad Output Status
Status
Not connected LVDS and Complimentary LVDS enabled
Below 0.3Vdd Both outputs are disabled (high impedance)
Both outputs are enabled
Above 0.7Vdd
Offset:
10Hz 100Hz
dBc/Hz:
-60
-90
1kHz
-115
10kHz
-125
100kHz 1MHz 10MHz
-119
-120
-140
PART NUMBERING
Example:
3GDW62 B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GDW576
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Year-end summary - keep making progress in the community
[align=left][font=宋体]面对一样的技术,在不同环境下却有着不同的心情并处于不同的状态。在职场成天是同机器打交道,总是这台机器坏了修这个,那台坏了修那个。最讨厌的是苹果机,尽管外观可人,可别忘了这不是供个人使用呀!一体化的设计,你想装上个保护卡都难。更可气的是,要安装的软件在苹果操作系统是不支持的,最后又装了个[/font]XP[font=宋体]系统,学生用来用去弄上了不少的病毒,...
jinglixixi Talking
The fake ST-LINK I bought on Taobao had strange phenomena
I bought a knockoff ST-LINK on Taobao because I wanted to save money.Now I have a strange problem.I am using STM8S207S6, and the operating voltage of the microcontroller is 5V.The power supply voltage...
lessun stm32/stm8
Analysis of Distributed Generation Grid Connection
作者:刘文霞...
木犯001号 Analogue and Mixed Signal
What is the relationship between the inductance and wire diameter of an inductor?
[size=4]I suddenly remembered, what is the relationship between inductance and wire diameter? [/size] [size=4] [/size] [size=4]The inductance is in the square ratio of the number of turns, [/size][siz...
qwqwqw2088 Analogue and Mixed Signal
Pulse power supply voltage is unstable
A customized pulse power supply with an inductive load was used to test the voltage at both ends. It showed a voltage tilt and some noise as shown in the figure. Is there any good solution?...
alvis111 Power technology
Regarding port constraints
All input paths have been constrained, but there are still unconstrained input ports. What is going on?eeworldpostqq...
Lemontree FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 255  2482  815  64  2447  6  50  17  2  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号