EEWORLDEEWORLDEEWORLD

Part Number

Search

AZ100EL11DR1

Description
ECL/PECL 1:2 Differential Fanout Buffer
File Size135KB,6 Pages
ManufacturerETC
Download Datasheet View All

AZ100EL11DR1 Overview

ECL/PECL 1:2 Differential Fanout Buffer

ARIZONA MICROTEK, INC.
AZ10EL11
AZ100EL11
ECL/PECL 1:2 Differential Fanout Buffer
FEATURES
265ps Propagation Delay
5ps Skew Between Outputs
High Bandwidth Output Transitions
75kΩ Internal Input Pulldown Resistors
Direct Replacement for ON Semiconductor
MC10EL11 & MC100EL11
PACKAGE AVAILABILITY
PACKAGE
SOIC 8
SOIC 8 T&R
SOIC 8 T&R
SOIC 8
SOIC 8 T&R
SOIC 8 T&R
TSSOP 8
TSSOP 8 T&R
TSSOP 8 T&R
TSSOP 8
TSSOP 8 T&R
TSSOP 8 T&R
PART NO.
AZ10EL11D
AZ10EL11DR1
AZ10EL11DR2
AZ100EL11D
AZ100EL11DR1
AZ100EL11DR2
AZ10EL11T
AZ10EL11TR1
AZ10EL11TR2
AZ100EL11T
AZ100EL11TR1
AZ100EL11TR2
MARKING
AZM10EL11
AZM10EL11
AZM10EL11
AZM100EL11
AZM100EL11
AZM100EL11
AZTEL11
AZTEL11
AZTEL11
AZHEL11
AZHEL11
AZHEL11
DESCRIPTION
The AZ10/100EL11 is a differential 1:2 fanout gate. The device is functionally similar to the E111 device but
with higher performance capabilities. Having within-device skews and output transition times significantly
improved over the E111, the EL11 is ideally suited for those applications that require the ultimate in AC
performance.
The differential inputs of the EL11 employ clamping circuitry to maintain stability under open input conditions.
If the inputs are left open (pulled to V
EE
) the Q outputs will go LOW.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
LOGIC DIAGRAM AND PINOUT ASSIGNMENT
Q0 1
PIN DESCRIPTION
PIN
D, D
¯
Q0, Q0, Q1, Q1
¯¯
¯¯
V
CC
V
EE
FUNCTION
Data Inputs
Data Outputs
Positive Supply
Negative Supply
8
VCC
Q0 2
7
D
Q1 3
6
D
Q1 4
5
VEE
1630 S. STAPLEY DR., SUITE 125
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com
N-way branching program
MOV A, R3; the value of R3 determines how to branch MOV DPTR, #AAA; the first address of the branch entry address table MOVC A, @A+DPTR; look up the table JMP @A+DPTR; transfer AAA: DB PRG0 DB PRG1 … ...
coolbi5 Embedded System
EEWORLD’s first post of the new year, will it be you?
It was also a reminder from a friend in the forum, will you be the first post of EEWORLD in 2013? :)...
soso Talking
How to use timed interrupt to detect key status in 51 single chip matrix 4X4 array keyboard.
I watched Guo Tianxiang’s video. . The function code for scanning the keyboard is too long. Is there anything simpler? . [code] uchar keyscan() { P3=0xfe; temp=P3; temp=temp&0xf0; while(temp!=0xf0) { ...
bg2ifb Embedded System
GPIO interrupts for sys/bios
When using GPIO external interrupts in sys/bios, that is, sending external interrupts to GPIO5 through FPGA, and then the DSP responds to the interrupt service program. In addition to configuring HWI ...
jdcklb DSP and ARM Processors
I want to buy a robot for learning...
Has anyone here used a robot? Can anyone recommend one?...
xifangyu Robotics Development

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1623  2691  512  2727  2104  33  55  11  43  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号