EEWORLDEEWORLDEEWORLD

Part Number

Search

HM658512ALFP-7

Description
4 M PSRAM (512-kword x 8-bit) 2 k Refresh
Categorystorage    storage   
File Size107KB,22 Pages
ManufacturerHitachi (Renesas )
Websitehttp://www.renesas.com/eng/
Download Datasheet Parametric View All

HM658512ALFP-7 Overview

4 M PSRAM (512-kword x 8-bit) 2 k Refresh

HM658512ALFP-7 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHitachi (Renesas )
Parts packaging codeSOIC
package instructionSOP, SOP32,.56
Contacts32
Reach Compliance Codeunknow
Maximum access time70 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G32
JESD-609 codee0
length20.45 mm
memory density4194304 bi
Memory IC TypePSEUDO STATIC RAM
memory width8
Number of functions1
Number of terminals32
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP32,.56
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height3 mm
self refreshYES
Maximum standby current0.0002 A
Minimum standby current4.5 V
Maximum slew rate0.075 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width11.3 mm
HM658512A Series
4 M PSRAM (512-kword
×
8-bit)
2 k Refresh
ADE-203-218C(Z)
Rev. 3.0
Nov. 1997
Description
The Hitachi HM658512A is a CMOS pseudo static RAM organized 512-kword
×
8-bit. It realizes higher
density, higher performance and low power consumption by employing 0.8 µm Hi-CMOS process
technology.
It offers low power data retention by self refresh mode. It also offers easy non multiplexed address
interface and easy refresh functions. HM658512A is suitable for handy systems which work with battery
back-up systems.
The device is packaged in a small 525-mil SOP (460-mil body SOP) or a 8
×
20 mm TSOP with thickness
of 1.2 mm, or a 600-mil plastic DIP. High density custom cards made of Tape Carrier Packages are also
available.
Features
Single 5 V (±10%)
High speed
Access time
CE
access time: 70/80/100 ns (max)
Cycle time
Random read/write cycle time:
115/130/160 ns (min)
Low power
Active: 250 mW (typ)
Standby: 200 µW (typ)
Directly TTL compatible
All inputs and outputs
Simple address configuration
Non multiplexed address
Refresh cycle
2048 refresh cycles: 32 ms

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 593  1757  543  1624  1075  12  36  11  33  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号