HM658512ALTT-8V datasheet, PDF

Datasheet> All Categories > storage> storage> HM658512ALTT-8V

HM658512ALTT-8V: Description4 M PSRAM (512-kword x 8-bit) 2 k Refresh; Categorystorage storage; File Size107KB，22 Pages; ManufacturerHitachi （Renesas ）; Websitehttp://www.renesas.com/eng/

Download Datasheet Parametric View All

HM658512ALTT-8V Overview

4 M PSRAM (512-kword x 8-bit) 2 k Refresh

HM658512ALTT-8V Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Hitachi （Renesas ）
Parts packaging code	TSOP
package instruction	TSOP2, TSOP32,.46
Contacts	32
Reach Compliance Code	unknow
Maximum access time	80 ns
I/O type	COMMON
JESD-30 code	R-PDSO-G32
JESD-609 code	e0
length	20.95 mm
memory density	4194304 bi
Memory IC Type	PSEUDO STATIC RAM
memory width	8
Number of functions	1
Number of terminals	32
word count	524288 words
character code	512000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSOP32,.46
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum standby current	0.00005 A
Minimum standby current	3 V
Maximum slew rate	0.075 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	10.16 mm

Preview

Download Datasheet

View All

HM658512A Series

4 M PSRAM (512-kword

8-bit)

2 k Refresh

ADE-203-218C(Z)

Rev. 3.0

Nov. 1997

Description

The Hitachi HM658512A is a CMOS pseudo static RAM organized 512-kword

8-bit. It realizes higher

density, higher performance and low power consumption by employing 0.8 µm Hi-CMOS process

technology.

It offers low power data retention by self refresh mode. It also offers easy non multiplexed address

interface and easy refresh functions. HM658512A is suitable for handy systems which work with battery

back-up systems.

The device is packaged in a small 525-mil SOP (460-mil body SOP) or a 8

20 mm TSOP with thickness

of 1.2 mm, or a 600-mil plastic DIP. High density custom cards made of Tape Carrier Packages are also

available.

Features

•

Single 5 V (±10%)

•

High speed



Access time

access time: 70/80/100 ns (max)



Cycle time

Random read/write cycle time:

115/130/160 ns (min)

•

Low power



Active: 250 mW (typ)



Standby: 200 µW (typ)

•

Directly TTL compatible

All inputs and outputs

•

Simple address configuration

Non multiplexed address

•

Refresh cycle



2048 refresh cycles: 32 ms

Recommended Resources

Wireless transmitter circuit diagram

Fingerprint recognition car anti-theft system module circuit diagram

Grain moisture detector circuit

Rice cooker temperature controller

Multi-terminal regulator 5G14 circuit diagram

Pyroelectric infrared controlled automatic light

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components