EEWORLDEEWORLDEEWORLD

Part Number

Search

GS81313LT18GK-833IT

Description
DDR SRAM, 8MX18, CMOS, PBGA260, 14 X 22 MM, 1 MM PITCH, ROHS COMPLIANT, BGA-260
Categorystorage    storage   
File Size378KB,29 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric Compare View All

GS81313LT18GK-833IT Overview

DDR SRAM, 8MX18, CMOS, PBGA260, 14 X 22 MM, 1 MM PITCH, ROHS COMPLIANT, BGA-260

GS81313LT18GK-833IT Parametric

Parameter NameAttribute value
MakerGSI Technology
package instructionHBGA,
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
JESD-30 codeR-PBGA-B260
length22 mm
memory density150994944 bit
Memory IC TypeDDR SRAM
memory width18
Number of functions1
Number of terminals260
word count8388608 words
character code8000000
Operating modeSYNCHRONOUS
organize8MX18
Package body materialPLASTIC/EPOXY
encapsulated codeHBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, HEAT SINK/SLUG
Parallel/SerialPARALLEL
Maximum seat height2.3 mm
Maximum supply voltage (Vsup)1.35 V
Minimum supply voltage (Vsup)1.2 V
Nominal supply voltage (Vsup)1.25 V
surface mountYES
technologyCMOS
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width14 mm
Base Number Matches1
Preliminary
GS81313LT18/36GK-833/714/625
260-Pin BGA
Commercial Temp
Industrial Temp
Features
4Mb x 36 and 8Mb x 18 organizations available
833 MHz maximum operating frequency
833 MT/s peak transaction rate (in millions per second)
60 Gb/s peak data bandwidth (in x36 devices)
Common I/O DDR Data Bus
Non-multiplexed SDR Address Bus
One operation - Read or Write - per clock cycle
Burst of 2 Read and Write operations
3 cycle Read Latency
On-chip ECC with virtually zero SER
1.2V ~ 1.3V core voltage
1.2V ~ 1.3V HSTL I/O interface
Configurable ODT (on-die termination)
ZQ pin for programmable driver impedance
ZT pin for programmable ODT impedance
IEEE 1149.1 JTAG-compliant Boundary Scan
260-pin, 14 mm x 22 mm, 1 mm ball pitch, 6/6 RoHS-
compliant BGA package
144Mb SigmaDDR-IIIe™
Burst of 2 ECCRAM™
Clocking and Addressing Schemes
Up to 833 MHz
1.2V ~ 1.3V V
DD
1.2V ~ 1.3V V
DDQ
The GS81313LT18/36GK SigmaDDR-IIIe ECCRAMs are
synchronous devices. They employ three pairs of positive and
negative input clocks; one pair of master clocks, CK and CK,
and two pairs of write data clocks, KD[1:0] and KD[1:0]. All
six input clocks are single-ended; that is, each is received by a
dedicated input buffer.
CK and CK are used to latch address and control inputs, and to
control all output timing. KD[1:0] and KD[1:0] are used solely
to latch data inputs.
Each internal read and write operation in a SigmaDDR-IIIe B2
ECCRAM is two times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed. Therefore, the address
field of a SigmaDDR-IIIe B2 ECCRAM is always one address
pin less than the advertised index depth (e.g. the 8M x 18 has
4M addressable index).
SigmaDDR-IIIe™ Family Overview
SigmaDDR-IIIe ECCRAMs are the Common I/O half of the
SigmaQuad-IIIe/SigmaDDR-IIIe family of high performance
ECCRAMs. Although very similar to GSI's second generation
of networking SRAMs (the SigmaQuad-II/SigmaDDR-II
family), these third generation devices offer several new
features that help enable significantly higher performance.
On-Chip Error Correction Code
GSI's ECCRAMs implement an ECC algorithm that detects
and corrects all single-bit memory errors, including those
induced by SER events such as cosmic rays, alpha particles,
etc. The resulting Soft Error Rate of these devices is
anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude
improvement over comparable SRAMs with no on-chip ECC,
which typically have an SER of 200 FITs/Mb or more.
All quoted SER values are at sea level in New York City.
Parameter Synopsis
Speed Grade
-833
-714
-625
Max Operating Frequency
833 MHz
714 MHz
625 MHz
Read Latency
3 cycles
3 cycles
3 cycles
V
DD
1.2V to 1.35V
1.2V to 1.35V
1.15V to 1.35V
Rev: 1.09a 10/2015
1/29
© 2014, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS81313LT18GK-833IT Related Products

GS81313LT18GK-833IT GS81313LT18GK-625T GS81313LT18GK-714T
Description DDR SRAM, 8MX18, CMOS, PBGA260, 14 X 22 MM, 1 MM PITCH, ROHS COMPLIANT, BGA-260 DDR SRAM, 8MX18, CMOS, PBGA260, 14 X 22 MM, 1 MM PITCH, ROHS COMPLIANT, BGA-260 DDR SRAM, 8MX18, CMOS, PBGA260, 14 X 22 MM, 1 MM PITCH, ROHS COMPLIANT, BGA-260
Maker GSI Technology GSI Technology GSI Technology
package instruction HBGA, HBGA, HBGA,
Reach Compliance Code compliant compliant compliant
ECCN code 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B
JESD-30 code R-PBGA-B260 R-PBGA-B260 R-PBGA-B260
length 22 mm 22 mm 22 mm
memory density 150994944 bit 150994944 bit 150994944 bit
Memory IC Type DDR SRAM DDR SRAM DDR SRAM
memory width 18 18 18
Number of functions 1 1 1
Number of terminals 260 260 260
word count 8388608 words 8388608 words 8388608 words
character code 8000000 8000000 8000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
organize 8MX18 8MX18 8MX18
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code HBGA HBGA HBGA
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form GRID ARRAY, HEAT SINK/SLUG GRID ARRAY, HEAT SINK/SLUG GRID ARRAY, HEAT SINK/SLUG
Parallel/Serial PARALLEL PARALLEL PARALLEL
Maximum seat height 2.3 mm 2.3 mm 2.3 mm
Maximum supply voltage (Vsup) 1.35 V 1.35 V 1.35 V
Minimum supply voltage (Vsup) 1.2 V 1.15 V 1.2 V
Nominal supply voltage (Vsup) 1.25 V 1.2 V 1.25 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Terminal form BALL BALL BALL
Terminal pitch 1 mm 1 mm 1 mm
Terminal location BOTTOM BOTTOM BOTTOM
width 14 mm 14 mm 14 mm
Base Number Matches 1 1 1
Maximum operating temperature - 85 °C 85 °C
Temperature level - OTHER OTHER
SHLoadImageFile function
I want to open a png image. I found out that I need to use SHLoadImageFile function. However, SHLoadImageFile function requires aygshell.lib. I can't find aygshell.lib online, but I downloaded AYGSHEL...
雾海飘香 Embedded System
Design and application of wireless LED lighting system
eeworldpostqq...
blink Analogue and Mixed Signal
What kind of sensor is used to detect true entry and exit
I have such a requirement: When entering from outside, the detection result is entry; When leaving from inside, the detection result is exit. The current automatic induction doors use microwaves or in...
yidoumi Sensor
What is DSP in PCB design and detailed explanation of DSP technology
Digital signal processing (DSP) is an emerging discipline that involves many disciplines and is widely used in many fields. This paper introduces the history of DSP and some basic parameters. At prese...
ESD技术咨询 PCB Design
Project Design: Conveyor Belt Speed Measurement
The requirement is to place photoelectric sensors at the two ends of the conveyor belt, and use 4 "7-stroke digital tubes" (the 8 in electronic display) in the middle to display the speed of the conve...
even-shi Test/Measurement
What does it mean when PSB is connected to GND in serial mode of 12864?
I want to make an instrument that uses ultrasonic distance measurement. I have a 12864 screen, stc89C52, and ultrasonic distance measurement template. I followed the wiring procedure. I don’t understa...
华电小机械 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 596  2880  608  465  2007  12  58  13  10  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号