IDT72225LB15PFGI8 datasheet, PDF

Datasheet> All Categories > storage> storage> IDT72225LB15PFGI8

IDT72225LB15PFGI8: DescriptionFIFO, 1KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64; Categorystorage storage; File Size324KB，16 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

IDT72225LB15PFGI8 Overview

FIFO, 1KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64

IDT72225LB15PFGI8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	QFP
package instruction	LQFP, QFP64,.66SQ,32
Contacts	64
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	10 ns
Maximum clock frequency (fCLK)	66.7 MHz
period time	15 ns
JESD-30 code	S-PQFP-G64
JESD-609 code	e3
length	14 mm
memory density	18432 bit
Memory IC Type	OTHER FIFO
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	64
word count	1024 words
character code	1000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1KX18
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP64,.66SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.005 A
Maximum slew rate	0.06 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CMOS SyncFIFO

256 x 18, 512 x 18, 1,024 x 18,

2,048 x 18, and 4,096 x 18

IDT72205LB, IDT72215LB,

IDT72225LB, IDT72235LB,

IDT72245LB

FEATURES:

•

256 x 18-bit organization array (IDT72205LB)

512 x 18-bit organization array (IDT72215LB)

1,024 x 18-bit organization array (IDT72225LB)

2,048 x 18-bit organization array (IDT72235LB)

4,096 x 18-bit organization array (IDT72245LB)

10 ns read/write cycle time

Empy and Full flags signal FIFO status

Easy expandable in depth and width

Asynchronous or coincident read and write clocks

Programmable Almost-Empty and Almost-Full flags with

default settings

Half-Full flag capability

Dual-Port zero fall-through time architecture

Output enable puts output data bus in high-impedence state

High-performance submicron CMOS technology

Available in a 64-lead thin quad flatpack (TQFP/STQFP)

and plastic leaded chip carrier (PLCC)

Industrial temperature range (–40°C to +85°C) is available

Green parts available, see ordering information

DESCRIPTION:

write controls. These FIFOs are applicable for a wide variety of data buffering

needs, such as optical disk controllers, Local Area Networks (LANs), and

interprocessor communication.

These FIFOs have 18-bit input and output ports. The input port is controlled

by a free-running clock (WCLK), and an input enable pin (WEN). Data is read

into the synchronous FIFO on every clock when

WEN

is asserted. The output

port is controlled by another clock pin (RCLK) and another enable pin (REN).

The read clock can be tied to the write clock for single clock operation or the

two clocks can run asynchronous of one another for dual-clock operation. An

Output Enable pin (OE) is provided on the read port for three-state control of

the output.

The synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF),

and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The

offset loading of the programmable flags is controlled by a simple state machine,

and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available

when the FIFO is used in a single device configuration.

These devices are depth expandable using a Daisy-Chain technique. The

and

pins are used to expand the FIFOs. In depth expansion configu-

ration, First Load (FL) is grounded on the first device and set to HIGH for all

other devices in the Daisy Chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated

using high-speed submicron CMOS technology.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high

speed, low-power First-In, First-Out (FIFO) memories with clocked read and

FUNCTIONAL BLOCK DIAGRAM

WCLK

D0-D17

INPUT REGISTER

OFFSET REGISTER

WRITE CONTROL

LOGIC

WRITE POINTER

•

RAM ARRAY

256 x 18, 512 x 18

1,024 x 18, 2,048 x 18

4,096 x 18

•

FLAG

LOGIC

READ POINTER

READ CONTROL

LOGIC

)

(

EXPANSION LOGIC

OUTPUT REGISTER

RESET LOGIC

Q0-Q17

RCLK

2766 drw 01

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MARCH 2013

DSC-2766/3

Recommended Resources

Application of field effect transistors in pocket radio circuits

Simple and reliable water level controller circuit

proximity sensor circuit

Power supply circuit diagram of PMV-P-14VC color display

8W amplifier

6OXT(1.0) computer motherboard circuit diagram_28

C8051F version digital hygrometer debugging 3---hardware SMbus and SHT21 communication: Hardware SMbus communication with SHT21[[i]This post was last edited by sdjntl on 2010-8-18 16:43[/i]]...; sdjntl DIY/Open Source Hardware

Transient response: [i=s]This post was last edited by qwqwqw2088 on 2021-5-26 08:57[/i]Transient response is when the load absorption current jumps, which causes the voltage at the power supply output to deviate from the...; qwqwqw2088 Analogue and Mixed Signal

TMS320VC5416 JTAG connection problem: The first time I made a board for audio acquisition, JTAG connection failed! ! TCK output 500KHz. Several possible errors have been ruled out: 1. Reset. Reset for 200ms and then pull up through CPLD. ...; flying21 DSP and ARM Processors

The same flash in WINCE displays two flash folders?: There are two flash devices in the WINCE display device: Nandflash, Nandflash2, and the two FLASH folders point to the same flash. I checked the registry and found a FLASH item. What setting is wrong ...; alexjoy Embedded System

How to use an array to extract multiple serial port data at once... Please help me...: The code is as follows. I want to save the data obtained by serial port 2 (11 data in a packet) into the Re_buf array. . . . I have been struggling for a long time. . . . Please help me: Sad:: Sad:: S...; fxmfxm9304 51mcu

10 Rules for PCB Component Layout: This article introduces 10 rules for PCB component layout. 1. Follow the layout principle of "big first, small later, difficult first, easy later", that is, important unit circuits and core components...; 杭猎板 PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components