EEWORLDEEWORLDEEWORLD

Part Number

Search

BS616LV1012AI

Description
Very Low Power/Voltage CMOS SRAM
File Size258KB,9 Pages
ManufacturerBSI
Websitehttp://www.brilliancesemi.com/
Download Datasheet View All

BS616LV1012AI Overview

Very Low Power/Voltage CMOS SRAM

BSI
FEATURES
Very Low Power/Voltage CMOS SRAM
64K X 16 bit
DESCRIPTION
BS616LV1012
• Wide Vcc operation voltage : 2.4 ~ 3.6V
• Very low power consumption :
Vcc = 3.0V C-grade : 22mA (@55ns) operating current
I- grade : 23mA (@55ns) operating current
C-grade : 17mA (@70ns) operating current
I- grade : 18mA (@70ns) operating current
0.4uA (Typ.) CMOS standby current
• High speed access time :
-55
55ns
-70
70ns
• Automatic power down when chip is deselected
• Three state outputs and TTL compatible
• Fully static operation
• Data retention supply voltage as low as 1.5V
• Easy expansion with CE and OE options
• I/O Configuration x8/x16 selectable by LB and UB pin
The BS616LV1012 is a high performance, very low power CMOS Static
Random Access Memory organized as 65,536 words by 16 bits and
operates from a wide range of 2.4V to 3.6V supply voltage.
Advanced CMOS technology and circuit techniques provide both high
speed and low power features with a typical CMOS standby current
of 0.4uA at 3V/25
o
C and maximum access time of 55ns at 3V/85
o
C.
Easy memory expansion is provided by an active LOW chip
enable(CE) and active LOW output enable(OE) and three-state output
drivers.
The BS616LV1012 has an automatic power down feature, reducing the
power consumption significantly when chip is deselected.
The BS616LV1012 is available in the JEDEC standard 44-pin TSOP
Type II and 48-pin BGA package.
PRODUCT FAMILY
PRODUCT
FAMILY
BS616LV1012EC
BS616LV1012AC
BS616LV1012EI
BS616LV1012AI
OPERATING
TEMPERATURE
Vcc
RANGE
SPEED
(ns)
55ns:2.8~3.6V
70ns:2.5~3.6V
POWER DISSIPATION
STANDBY
Operating
(I
CCSB1
, Max)
(I
CC
, Max)
PKG TYPE
Vcc=3.0V
Vcc=3.0V
55ns
Vcc=3.0V
70ns
+0 C to +70 C
O
O
2.4V ~ 3.6V
55/70
1.3uA
22mA
17mA
TSOP2-44
BGA-48-0608
TSOP2-44
BGA-48-0608
-40 C to +85 C
O
O
2.4V ~ 3.6V
55/70
2.5uA
23mA
18mA
PIN CONFIGURATIONS
A4
A3
A2
A1
A0
CE
DQ0
DQ1
DQ2
DQ3
VCC
GND
DQ4
DQ5
DQ6
DQ7
WE
A15
A14
A13
A12
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
1
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
6
A5
A6
A7
OE
UB
LB
DQ15
DQ14
DQ13
DQ12
GND
VCC
DQ11
DQ10
DQ9
DQ8
NC
A8
A9
A10
A11
NC
BLOCK DIAGRAM
BS616LV1012EC
BS616LV1012EI
A8
A13
A15
A14
A12
A7
A6
A5
A4
Address
Input
Buffer
18
Row
Decoder
512
Memory Array
512 x 2048
2048
DQ0
16
Data
Input
Buffer
16
Column I/O
2
3
4
5
A
LB
OE
A0
A1
A2
NC
.
.
.
.
DQ15
.
.
.
.
Write Driver
Sense Amp
128
Column Decoder
16
Data
Output
16
Buffer
B
IO8
UB
A3
A4
CE
IO0
C
IO9
IO10
A5
A6
IO1
IO2
CE
WE
OE
UB
LB
Control
14
Address Input Buffer
D
VSS
IO11
NC
A7
IO3
VCC
E
VCC
IO12
NC
NC
IO4
VSS
A11 A9 A3 A2 A1 A0 A10
F
IO14
IO13
A14
A15
IO5
IO6
Vcc
Gnd
G
IO15
NC
A12
A13
WE
IO7
H
NC
A8
A9
A10
A11
NC
Brilliance Semiconductor, Inc
.
reserves the right to modify document contents without notice.
R0201-BS616LV1012
1
Revision 1.0
Apr.
2004
stm32 VCP driver 32bit+64bit
The official link of st is 1.4.1, which seems to be only 32bit. This is also downloaded from somewhere else, with 32+64, version 1.3.1 @wugx...
johnrey ST Sensors & Low Power Wireless Technology Forum
TOP 10 thermal imager problems! Break your measurement troubles
I believe that engineers are familiar with infrared thermal imagers. However, during the purchase and use process, everyone always has various questions. We have selected 10 most representative questi...
EEWORLD社区 Test/Measurement
Kewei PLC chipset development example (VIII)
Actual combat! In the last lecture, we learned about the IO port allocation of EASY-M0806R and the pins of various LEDs. Now we will start to write our driver code step by step~ The first is the INIT_...
断琴残风 MCU
uC/OS II Learning "Two" - uC/OS II Kernel Complete Analysis of Idle Task Establishment
Last time we talked about the creation of idle tasks: OSTaskCreate(OSTaskIdle, (void *)0, OSTaskIdleStk[0], OS_IDLE_PRIO); // Create an idle task The creation of the idle task is completed by calling ...
416561760 Embedded System
Ask about the ALTERA DDR controller local_rdata_valid signal problem
I use stratix II to control the read and write of DDR2. I found that the local_rdata_valid signal is very strange. The read and write data captured by signalTap are all correct, but the local_rdata_va...
eeleader-mcu FPGA/CPLD
JK trigger to form 3-frequency division circuit
The trigger in EWB is a little different from the one in the book...
笨阿Q FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 780  307  334  2278  2598  16  7  46  53  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号