SN54ABT573J datasheet, PDF - EEWORLD Datasheet

SN54ABT573J: DescriptionABT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20; Categorylogic logic; File Size106KB，7 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN54ABT573J Overview

ABT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	CERAMIC, DIP-20
Contacts	20
Reach Compliance Code	not_compliant
ECCN code	3A001.A.2.C
Other features	BROADSIDE VERSION OF 373
series	ABT
JESD-30 code	R-GDIP-T20
length	24.195 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.048 A
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	30 mA
Prop。Delay @ Nom-Sup	7.5 ns
propagation delay (tpd)	7.5 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	BICMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm
Base Number Matches	1

	SN54ABT573J	SN74ABT573ADB
Description	ABT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20	ABT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
Is it Rohs certified?	incompatible	conform to
Maker	Texas Instruments	Texas Instruments
Reach Compliance Code	not_compliant	compliant
Other features	BROADSIDE VERSION OF 373	BROADSIDE VERSION OF 373
series	ABT	ABT
JESD-30 code	R-GDIP-T20	R-PDSO-G20
length	24.195 mm	7.2 mm
Logic integrated circuit type	BUS DRIVER	BUS DRIVER
MaximumI(ol)	0.048 A	0.064 A
Number of digits	8	8
Number of functions	1	1
Number of ports	2	2
Number of terminals	20	20
Maximum operating temperature	125 °C	85 °C
Minimum operating temperature	-55 °C	-40 °C
Output characteristics	3-STATE	3-STATE
Output polarity	TRUE	TRUE
Package body material	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
encapsulated code	DIP	SSOP
Encapsulate equivalent code	DIP20,.3	SSOP20,.3
Package shape	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260
power supply	5 V	5 V
Prop。Delay @ Nom-Sup	7.5 ns	7.2 ns
propagation delay (tpd)	7.5 ns	7.2 ns
Certification status	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	2 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	NO	YES
technology	BICMOS	BICMOS
Temperature level	MILITARY	INDUSTRIAL
Terminal form	THROUGH-HOLE	GULL WING
Terminal pitch	2.54 mm	0.65 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	5.3 mm

Should the PCB trace angle be 90°?: [align=left][color=rgb(73, 73, 73)][font=微软雅黑][size=4]Now, whenever you open the SoC original pcbLayout Guide, you will find that the corner angle of high-speed signal routing will be mentioned. They ...; ohahaha PCB Design

Help: ">>" and "|" in cmd file of F28027: .cinit : > FLASHA | FLASHC | FLASHD, PAGE = 0 .pinit : > FLASHA | FLASHC | FLASHD, PAGE = 0 .text : >> FLASHA | FLASHC | FLASHD, PAGE = 0 .stack : > RAMM0 PAGE = 1 .ebss : > DRAML0 PAGE = 1 .esysmem :...; zhouluopei Microcontroller MCU

Are there any requirements for MOS tubes in parallel?: Hello! Can any brother or sister tell me what are the requirements for connecting MOS tubes in parallel? They broke down after being connected in parallel in the PFC circuit. I don't know why....; 风筝 Power technology

[Design Tools] Exclusive first release of the official lecture "Xilinx PlanAhead for FPGA Design": PlanAhead is Xilinx's new generation FPGA engineering design tool. It not only has all the functions of ISE, but also enhances the design analysis ability. It is Xilinx's highly recommended next gener...; GONGHCU FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components