EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS844256CK-24LFT

Description
Clock Generator, 390.625MHz, PQCC32, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB,16 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

ICS844256CK-24LFT Overview

Clock Generator, 390.625MHz, PQCC32, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32

ICS844256CK-24LFT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeQFN
package instructionHVQCCN,
Contacts32
Reach Compliance Codecompliant
ECCN codeEAR99
JESD-30 codeS-PQCC-N32
JESD-609 codee3
length5 mm
Number of terminals32
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency390.625 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency31.25 MHz
Certification statusNot Qualified
Maximum seat height1 mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width5 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
PRELIMINARY
FEMTOCLOCKS™ CRYSTAL-TO-LVDS
FREQUENCY SYNTHESIZER
ICS844256-24
G
ENERAL
D
ESCRIPTION
The ICS844256-24 is a 6 differential output LVDS
Synthesizer designed to generate reference clocks
HiPerClockS™
for SPI-4.2 and XAUI/XGMII 10Gb Ethernet inter-
faces and is a member of the HiPerClocks™family of
high performance clock solutions from IDT. Using a
31.25MHz, 18pF parallel resonant crystal, the following fre-
quencies can be generated based on the settings of frequency
select pins: 390.625MHz, 312.5MHz, 195.3125MHz and
156.25MHz.
F
EATURES
• Six 3.3V differential LVDS output pairs
• Using a 31.25MHz crystal, the two output banks can be
independently set for 390.625MHz, 312.5MHz, 195.3125MHz
or 156.25MHz
• Crystal oscillator interface
• VCO: 1562.5MHz
• RMS phase jitter @ 156.25MHz (1.875MHz - 20MHz):
0.62ps (typical)
• Full 3.3V supply mode
• 0°C to 70°C ambient operating temperature
• Industrial temperature available upon request
• Available in both standard (RoHS 5) and lead-free (RoHS 6)
packages
nXTAL_SEL
XTAL_OUT
REF_CLK
PLL_SEL
XTAL_IN
V
DDA
V
DD
IC
S
The two banks have their own dedicated frequency select pins
and can be independently set for the frequencies mentioned
above. The ICS844256-24, with low phase noise VCO technology,
can achieve 1ps or lower typical rms phase jitter, easily meeting
SPI-4.2 and 10Gb Ethernet jitter requirements. The ICS844256-
24 is packaged in a small 32-pin VFQFN package.
MR
P
IN
A
SSIGNMENT
V
DDO
_
A
QA0
nQA0
QA1
nQA1
GND
QB0
nQB0
1
2
3
4
5
6
7
8
32 31 30 29 28 27 26 25
24
23
DIV_SEL_B1
DIV_SEL_B0
DIV_SEL_A1
DIV_SEL_A0
OEB
OEA
V
DD
GND
ICS844256-24
32-Lead VFQFN
5mm x 5mm x 0.75mm
package body
K Package
Top View
9 10 11 12 13 14 15 16
V
DDO
_
B
QB1
GND
QB2
nQB1
nQB2
QB3
nQB3
22
21
20
19
18
17
B
LOCK
D
IAGRAM
OEA
Pullup
DIV_SELA[0:1]
Pulldown
PLL_SEL
Pullup
2
0
REF_CLK
Pulldown
XTAL_IN
1
Phase
Detector
OSC
0
VCO
1562.5MHz
÷4
(default)
÷5
÷8
÷16
QA0
nQA0
QA1
nQA1
QB0
1
XTAL_OUT
nXTAL_SEL
Pulldown
÷4
÷8
÷10
(default)
÷16
Feedback Divider
0 = ÷50
(fixed)
nQB0
QB1
nQB1
QB2
nQB2
QB3
nQB3
MR
Pulldown
DIV_SELB[0:1]
Pulldown:Pullup
OEB
Pullup
2
The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization
and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.
IDT
/ ICS
LVDS FREQUENCY SYNTHESIZER
1
ICS844256CK-24 REV. A MARCH 28, 2007

ICS844256CK-24LFT Related Products

ICS844256CK-24LFT 844256CK-24LF ICS844256CK-24LF 844256CK-24LFT ICS844256CK-24T ICS844256CK-24
Description Clock Generator, 390.625MHz, PQCC32, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32 Clock Generator, 390.625MHz, PQCC32, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32 Clock Generator, 390.625MHz, PQCC32, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32 Clock Generator, 390.625MHz, PQCC32, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32 Clock Generator, 390.625MHz, PQCC32, 5 X 5 MM, 0.75 MM HEIGHT, MO-220VHHD-2, VFQFN-32 Clock Generator, 390.625MHz, PQCC32, 5 X 5 MM, 0.75 MM HEIGHT, MO-220VHHD-2, VFQFN-32
Is it Rohs certified? conform to conform to conform to conform to incompatible incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFN QFN QFN QFN QFN QFN
package instruction HVQCCN, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32 HVQCCN, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32 HVQCCN, HVQCCN,
Contacts 32 32 32 32 32 32
Reach Compliance Code compliant compliant compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
JESD-30 code S-PQCC-N32 S-PQCC-N32 S-PQCC-N32 S-PQCC-N32 S-PQCC-N32 S-PQCC-N32
JESD-609 code e3 e3 e3 e3 e0 e0
length 5 mm 5 mm 5 mm 5 mm 5 mm 5 mm
Number of terminals 32 32 32 32 32 32
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
Maximum output clock frequency 390.625 MHz 390.625 MHz 390.625 MHz 390.625 MHz 390.625 MHz 390.625 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code HVQCCN VQCCN HVQCCN VQCCN HVQCCN HVQCCN
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) 260 260 260 260 225 225
Master clock/crystal nominal frequency 31.25 MHz 31.25 MHz 31.25 MHz 31.25 MHz 31.25 MHz 31.25 MHz
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1 mm 1 mm 1 mm 1 mm 1 mm 1 mm
Maximum supply voltage 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V
Minimum supply voltage 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V
Nominal supply voltage 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) TIN LEAD TIN LEAD
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm
Terminal location QUAD QUAD QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature 30 30 30 30 30 30
width 5 mm 5 mm 5 mm 5 mm 5 mm 5 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Is it lead-free? Lead free - Lead free - Contains lead Contains lead
Base Number Matches 1 1 1 1 - -
Using single chip microcomputer to control mobile phone to send and receive short messages
The GSM (Global System for Mobile communication) system is a relatively mature, complete and widely used system in the current mobile communication system based on time division multiple access techno...
rain MCU
Ask for virtual sound card source code
As the title says: I want the source code of the virtual sound card driver at a high price. It is required to intercept the audio input of the microphone and capture the audio output of the speaker. I...
fxh20008 Embedded System
UCOS Porting Manual on STM32
Very good documentation, the library is 3.5, UCOS version is 2.86. Those who need to port can refer to it.The content is very detailed....
范小川 Real-time operating system RTOS
Somatosensory gloves #2 IMU sensor data collection
1. The somatosensory gloves first need to collect sensor data and then analyze the data. 2. Use mbed development, log in to developer.mbed.org, and then create a project. Here, choose to reference the...
北方 DIY/Open Source Hardware
Design of XPT2046 touch controller based on FPGA
[i=s]This post was last edited by Xinhangxian Paotang on 2017-4-27 11:41[/i] [align=center][color=#000][size=15px][b][size=5]Design of XPT2046 Touch Controller Based on FPGA[/size][/b][/size][/color][...
芯航线跑堂 FPGA/CPLD
Keeping DC/DC solutions (super) simple for cost-sensitive applications
Transfer from: deyisupport Have you recently upgraded your TV to one with a larger screen and ultra-high-definition resolution? Have you installed a new set-top box with six-channel simultaneous digit...
okhxyyo Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1683  727  1191  2895  1621  34  15  24  59  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号