EEWORLDEEWORLDEEWORLD

Part Number

Search

BZY93C15R

Description
Zener Diode, 15V V(Z), 20W, Silicon, Unidirectional, DO-4
CategoryDiscrete semiconductor    diode   
File Size60KB,2 Pages
ManufacturerCrydom
Websitehttp://www.crydom.com/en/index.shtml
Download Datasheet Parametric View All

BZY93C15R Overview

Zener Diode, 15V V(Z), 20W, Silicon, Unidirectional, DO-4

BZY93C15R Parametric

Parameter NameAttribute value
MakerCrydom
package instructionO-MUPM-D1
Reach Compliance Codecompliant
ECCN codeEAR99
Shell connectionANODE
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeZENER DIODE
Maximum dynamic impedance1.2 Ω
JEDEC-95 codeDO-4
JESD-30 codeO-MUPM-D1
Number of components1
Number of terminals1
Maximum operating temperature175 °C
Package body materialMETAL
Package shapeROUND
Package formPOST/STUD MOUNT
polarityUNIDIRECTIONAL
Maximum power dissipation20 W
Certification statusNot Qualified
Nominal reference voltage15 V
surface mountNO
technologyZENER
Terminal formSOLDER LUG
Terminal locationUPPER
Working test current1000 mA
Base Number Matches1
Zeners/Studs
BZY93
Series
Quality, Affordable Voltage Regulation
Whether you need stable, steady state
voltage regulation for a new design, or in
support of an existing product, you can
rely on Crydom Zeners/Studs for high
quality and performance, short delivery
times, and competitive pricing.
MAXIMUM RATINGS
FEATURES
• Glass passivated junction
• 1500 watt surge capability at 1 ms
• Typically IR less than 5 µA above 10 V
• Excellent clamping capability
• Stud cathode and stud anode
• 100% tested
• Operating temperature: -55°C to +175°C
• Voltage range: 7.5-75 V
• 1500 watt peak pulse power
• 20 watt steady state @ 75°C
• 15 watt steady state @ 100°C
PART
NUMBER
ZENER VOLTAGE
V
Z
(V) @ I
Z
TYP.
MAX.
ZENER RESISTANCE
R
Z
(Ω) @ I
Z
TYP.
MAX.
MAXIMUM REVERSE
LEAKAGE I
R
@ V
R
(mA)
(V)
I
Z
(A)
BZY93C7V5
BZY93C8V2
BZY93C9V1
BZY93C10
BZY93C11
BZY93C12
BZY93C13
BZY93C15
BZY93C16
BZY93C18
BZY93C20
BZY93C22
BZY93C24
BZY93C27
BZY93C30
BZY93C33
BZY93C36
BZY93C39
BZY93C43
BZY93C47
BZY93C51
BZY93C56
BZY93C62
BZY93C68
BZY93C75
7.0
7.7
8.5
9.4
10.4
11.4
12.4
13.8
15.3
16.8
18.8
20.8
22.7
25.1
28.0
31.0
34.0
37.0
40.0
44.0
48.0
52.0
58.0
64.0
70.0
7.9
8.7
9.6
10.6
11.6
12.7
14.1
15.6
17.1
19.1
21.2
23.3
25.9
28.9
32.0
35.0
38.0
41.0
46.0
50.0
54.0
60.0
66.0
72.0
79.0
2.0
2.0
1.0
1.0
1.0
1.0
1.0
1.0
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0.04
0.05
0.07
0.09
0.08
0.08
0.08
0.10
0.18
0.20
0.20
0.21
0.22
0.25
0.30
0.75
0.85
0.90
1.0
1.0
1.2
1.3
1.5
1.8
2.0
0.3
0.3
0.5
0.5
1.0
1.0
1.0
1.2
1.2
1.5
1.5
1.8
2.0
2.0
2.5
4.0
5.0
6.5
7.0
7.5
8.0
9.0
10.0
11.0
15.0
0.1
0.1
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
5.1
5.6
6.2
6.8
7.5
8.2
9.1
10.0
11.0
12.0
13.0
15.0
16.0
18.0
20.0
22.0
24.0
27.0
30.0
33.0
36.0
39.0
43.0
47.0
51.0
Note: Suffix “R” denotes stud anode reverse. Electrical specification @ 25°C.
To Order: 1-877-502-5500 Fax: 1-619-715-7280
About the installation of CCS3.3
I'm a newbie but I can't install CCS. Can any seniors teach me what to do? It's urgent....
aaa772625954 DSP and ARM Processors
[Sipeed LicheeRV 86 Panel Review] 6. Building a Waft Environment on Windows
The Waft developer documentation states that the development environment only supports Windows wsl . However, I didn't believe it and had to give it a try. I had already installed NodeJS in the Win10 ...
sonicfirr Domestic Chip Exchange
EVC Window Inheritance
In order to keep the window style consistent and make editing more convenient, I want to make a template window so that other windows can inherit the style of this window. How can I achieve this?...
zhufeiyu830 Embedded System
How to open as a subform in vs2005 development?
Is there a subform? If not, what method can you use to replace the subform?...
ccdl Embedded System
The specific usage and meaning of pins 1 and 15 of L298N
I recently read the data sheet of L298N. Regarding pins 1 and 15, it says that connecting a detection resistor can be used as an overvoltage output signal to protect the chip. If anyone knows, please ...
SHIFPGA MCU
High-speed PCB design software Allegro 16.6 version constraint management interface explanation
Cadence constraint manager is essential in PCB design rule setting. It is also called DRC check rule, which is used to determine whether the circuit board routing rules meet the PCB design requirement...
kdyhdl PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1939  983  2219  258  465  40  20  45  6  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号