EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9675301QCC

Description
Low Skew Clock Driver, ACT Series, 1 True Output(s), 0 Inverted Output(s), CMOS, CDIP14, CERAMIC, SIDE-BRAZED, DIP-14
Categorylogic    logic   
File Size242KB,12 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962G9675301QCC Overview

Low Skew Clock Driver, ACT Series, 1 True Output(s), 0 Inverted Output(s), CMOS, CDIP14, CERAMIC, SIDE-BRAZED, DIP-14

5962G9675301QCC Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP,
Contacts14
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesACT
Input adjustmentDIFFERENTIAL
JESD-30 codeR-CDIP-T14
JESD-609 codee4
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals14
Actual output times1
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)16 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose500k Rad(Si) V
width7.62 mm
Base Number Matches1
Standard Products
UT54ACTS220
Clock and Wait-State Generation Circuit
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACTS220 - SMD 5962-96753
DESCRIPTION
The UT54ACTS220 is designed to be a companion chip to
UTMC’s UT69151 SμMMIT family for the purpose of gener-
ating clock and wait-state signals. The device contains a divide
by two circuit that accepts TTL input levels and drives CMOS
output buffers. The chip accepts a 48MHz clock and generates
a 24MHz clock. The 48MHz clock can have a duty cycle that
varies by
±
20%. The UT54ACT220 generates a 24MHz clock
with a
±
5% duty cycle variation. The wait-state circuit generates
a single wait-state by delaying the falling edge of DTACK into
the SμMMIT. The clock/timing device generates DTACK from
the falling edge of input RCS which is synchronized by the fall-
ing edge of 24MHz. The SμMMIT drives inputs RCS and
DMACK.
The devices are characterized over full military temperature
range of -55°C to +125°C.
LOGIC SYMBOL
MRST
48MHz
RCS
DMACK
(10)
(6)
(9)
(8)
S
CTR1
SRG2
1D
S
(11)
(12)
DTACK
(13)
PINOUTS
14-Pin DIP
Top View
NC
CLKOUT
CLKOUT
CLKIN
NC
48MHz
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
24MHz
DTACK
TEST
MRST
RCS
DMACK
14-Lead Flatpack
Top View
NC
CLKOUT
CLKOUT
CLKIN
NC
48MHz
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
24MHz
DTACK
TEST
MRST
RCS
DMACK
24MHz
TEST
(2)
CLKIN
(4)
(3)
CLKOUT
CLKOUT
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
1
Ask! vs2005, C# Bluetooth communication program~~~
I have been studying Bluetooth communication for a long time but I have no idea what's going on. I'm looking for a C# Bluetooth communication program. The development environment is vs2005. I hope you...
红外线 Embedded System
EEWORLD University Hall----Live Replay: STMicroelectronics in the third generation of wide bandgap semiconductor products and technologies
Live replay: STMicroelectronics on third-generation wide-bandgap semiconductor products and technologies : https://training.eeworld.com.cn/course/67791...
hi5 Integrated technical exchanges
Regarding wince UI issues?? Expert advice
Dear experts: I have a project to do recently, which requires a beautiful UI interface for PDA. Requirements: 1. The background color of the dialog box or window can display a picture 2. The buttons d...
sucola Embedded System
Solve the development problem of 3-5G smart antenna receiving module
Everyone knows about OFDM technology. In the current so-called 3G applications, 0.5G is a lost resource. The reason is the reception problem of the air receiver. My colleagues and I have done hundreds...
pearl25109 RF/Wirelessly
A weird variable address allocation problem?
I use MPLAB IDE v8.89 and PICC 9.83 compiler, the chip is PIC16F886. Let me take the address allocation of a variable as an example: Open the file Registers in MPLAB to check the address of a variable...
UPS2015 Microchip MCU
Design plan + using STM32F429i to listen to music
[i=s]This post was last edited by sjtitr on 2014-1-10 15:44[/i] It crashed, the board turned around, and there has been no news since it was returned. If I don’t post something, my ideas will get rott...
sjtitr stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2316  1457  1414  1907  411  47  30  29  39  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号