EEWORLDEEWORLDEEWORLD

Part Number

Search

54LS27/B2AJC

Description
IC,LOGIC GATE,3 3-INPUT NOR,LS-TTL,LLCC,20PIN,CERAMIC
Categorylogic    logic   
File Size105KB,2 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

54LS27/B2AJC Overview

IC,LOGIC GATE,3 3-INPUT NOR,LS-TTL,LLCC,20PIN,CERAMIC

54LS27/B2AJC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNXP
package instructionQCCN, LCC20,.35SQ
Reach Compliance Codeunknown
JESD-30 codeS-XQCC-N20
JESD-609 codee0
Logic integrated circuit typeNOR GATE
MaximumI(ol)0.004 A
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC
encapsulated codeQCCN
Encapsulate equivalent codeLCC20,.35SQ
Package shapeSQUARE
Package formCHIP CARRIER
power supply5 V
Maximum supply current (ICC)6.8 mA
Prop。Delay @ Nom-Sup15 ns
Certification statusNot Qualified
Schmitt triggerNO
Filter level38535Q/M;38534H;883B
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
Base Number Matches1
[Challenging SATA RAID Driver] Is there any expert who is familiar with Intel RAIDAHCI Software - How is Intel Matrix Storage Manager implemented?
Question: (1) Where can I find authoritative Raid information? For example, Intel RAID implementation and code, etc. (2) RAID code documentation under Linux, etc. (3) ASUS has launched RAID drivers an...
lvyiyong Embedded System
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2413  758  2582  1678  1107  49  16  52  34  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号