HUFA76423D3, HUFA76423D3S
Data Sheet
December 2001
20A, 60V, 0.037 Ohm, N-Channel, Logic
Level UltraFET® Power MOSFETs
Packaging
JEDEC TO-251AA
JEDEC TO-252AA
Features
• Ultra Low On-Resistance
- r
DS(ON)
= 0.032Ω,
V
GS
=
10V
- r
DS(ON)
= 0.037Ω,
V
GS
=
5V
• Simulation Models
- Temperature Compensated PSPICE® and SABER™
Electrical Models
- Spice and SABER Thermal Impedance Models
- www.fairchildsemi.com
• Peak Current vs Pulse Width Curve
• UIS Rating Curve
DRAIN
(FLANGE)
SOURCE
DRAIN
GATE
GATE
SOURCE
DRAIN
(FLANGE)
HUFA76423D3
HUFA76423D3S
Symbol
D
• Switching Time vs R
GS
Curves
Ordering Information
PART NUMBER
PACKAGE
TO-251AA
TO-252AA
BRAND
76423D
76423D
HUFA76423D3
HUFA76423D3S
G
S
NOTE: When ordering, use the entire part number. Add the suffix T
to obtain the variant in tape and reel, e.g., HUFA76423D3ST.
T
C
= 25
o
C, Unless Otherwise Specified
HUFA76423D3,
HUFA76423D3S
60
60
±16
20
20
20
20
Figure 4
Figures 6, 17, 18
85
0.567
-55 to 175
300
260
UNITS
V
V
V
A
A
A
A
Absolute Maximum Ratings
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DSS
Drain to Gate Voltage (R
GS
= 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DGR
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
GS
Drain Current
Continuous (T
C
= 25
o
C, V
GS
= 5V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 25
o
C, V
GS
= 10V) (Figure 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 100
o
C, V
GS
= 5V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 100
o
C, V
GS
= 4.5V) (Figure 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Pulsed Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
DM
Pulsed Avalanche Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . UIS
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P
D
Derate Above 25
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating and StorageTemperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
J
, T
STG
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
L
Package Body for 10s, See Techbrief TB334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
pkg
NOTES:
1. T
J
= 25
o
C to 150
o
C.
W
W/
o
C
o
C
o
C
o
C
CAUTION:
Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy
of the requirements, see AEC Q101 at: http://www.aecouncil.com/
Reliability data can be found at: http://www.fairchildsemi.com/products/discrete/reliability/index.html.
All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.
©2001 Fairchild Semiconductor Corporation
HUFA76423D3, HUFA76423D3S Rev. B
HUFA76423D3, HUFA76423D3S
Electrical Specifications
PARAMETER
OFF STATE SPECIFICATIONS
Drain to Source Breakdown Voltage
BV
DSS
I
DSS
I
GSS
V
GS(TH)
r
DS(ON)
I
D
= 250µA, V
GS
= 0V (Figure 12)
I
D
= 250µA, V
GS
= 0V , T
C
= -40
o
C (Figure 12)
Zero Gate Voltage Drain Current
V
DS
= 55V, V
GS
= 0V
V
DS
= 50V, V
GS
= 0V, T
C
= 150
o
C
Gate to Source Leakage Current
ON STATE SPECIFICATIONS
Gate to Source Threshold Voltage
Drain to Source On Resistance
V
GS
= V
DS
, I
D
= 250µA (Figure 11)
I
D
= 20A, V
GS
= 10V (Figures 9, 10)
I
D
= 20A, V
GS
= 5V (Figure 9)
I
D
= 20A, V
GS
= 4.5V (Figure 9)
THERMAL SPECIFICATIONS
Thermal Resistance Junction to Case
Thermal Resistance Junction to
Ambient
R
θJC
R
θJA
TO-251 and TO-252
-
-
-
-
1.76
100
o
C/W
o
C/W
T
C
= 25
o
C, Unless Otherwise Specified
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
60
55
-
-
-
-
-
-
-
-
-
-
1
250
±100
V
V
µA
µA
nA
V
GS
=
±16V
1
-
-
-
-
0.027
0.031
0.033
3
0.032
0.037
0.040
V
Ω
Ω
Ω
SWITCHING SPECIFICATIONS
(V
GS
= 4.5V)
Turn-On Time
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Turn-Off Time
t
ON
t
d(ON)
t
r
t
d(OFF)
t
f
t
OFF
t
ON
t
d(ON)
t
r
t
d(OFF)
t
f
t
OFF
Q
g(TOT)
Q
g(5)
Q
g(TH)
Q
gs
Q
gd
C
ISS
C
OSS
C
RSS
V
DS
= 25V, V
GS
= 0V,
f = 1MHz
(Figure 13)
V
GS
= 0V to 10V
V
GS
= 0V to 5V
V
GS
= 0V to 1V
V
DD
= 30V,
I
D
= 20A,
I
g(REF)
= 1.0mA
(Figures 14, 19, 20)
V
DD
= 30V, I
D
= 20A
V
GS
=
10V,
R
GS
= 10Ω
(Figures 16, 21, 22)
V
DD
= 30V, I
D
= 20A
V
GS
=
4.5V, R
GS
= 10Ω
(Figures 15, 21, 22)
-
-
-
-
-
-
-
12
145
27
50
-
240
-
-
-
-
120
ns
ns
ns
ns
ns
ns
SWITCHING SPECIFICATIONS
(V
GS
= 10V)
Turn-On Time
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Turn-Off Time
GATE CHARGE SPECIFICATIONS
Total Gate Charge
Gate Charge at 5V
Threshold Gate Charge
Gate to Source Gate Charge
Gate to Drain “Miller” Charge
CAPACITANCE SPECIFICATIONS
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
-
-
-
1060
315
65
-
-
-
pF
pF
pF
-
-
-
-
-
28
16
1.2
3.5
7
34
20
1.5
-
-
nC
nC
nC
nC
nC
-
-
-
-
-
-
-
7
35
52
50
-
65
-
-
-
-
155
ns
ns
ns
ns
ns
ns
Source to Drain Diode Specifications
PARAMETER
Source to Drain Diode Voltage
SYMBOL
V
SD
t
rr
Q
RR
I
SD
= 20A
I
SD
= 10A
Reverse Recovery Time
Reverse Recovered Charge
I
SD
= 20A, dI
SD
/dt = 100A/µs
I
SD
= 20A, dI
SD
/dt = 100A/µs
TEST CONDITIONS
MIN
-
-
-
-
TYP
-
-
-
-
MAX
1.25
1.0
90
225
UNITS
V
V
ns
nC
©2001 Fairchild Semiconductor Corporation
HUFA76423D3, HUFA76423D3S Rev. B
HUFA76423D3, HUFA76423D3S
Typical Performance Curves
1.2
POWER DISSIPATION MULTIPLIER
1.0
0.8
0.6
0.4
0.2
0
0
25
50
75
100
125
150
175
T
C
, CASE TEMPERATURE (
o
C)
25
V
GS
= 10V
I
D
, DRAIN CURRENT (A)
20
15
V
GS
= 4.5V
10
5
0
25
50
75
100
125
150
175
T
C
, CASE TEMPERATURE (
o
C)
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE
TEMPERATURE
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
CASE TEMPERATURE
2
1
THERMAL IMPEDANCE
Z
θJC
, NORMALIZED
DUTY CYCLE - DESCENDING ORDER
0.5
0.2
0.1
0.05
0.02
0.01
P
DM
0.1
t
1
t
2
NOTES:
DUTY FACTOR: D = t
1
/t
2
PEAK T
J
= P
DM
x Z
θJC
x R
θJC
+ T
C
10
-3
10
-2
t, RECTANGULAR PULSE DURATION (s)
10
-1
10
0
10
1
SINGLE PULSE
0.01
10
-5
10
-4
FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE
500
T
C
= 25
o
C
FOR TEMPERATURES
ABOVE 25
o
C DERATE PEAK
CURRENT AS FOLLOWS:
I
DM
, PEAK CURRENT (A)
100
I = I
25
175 - T
C
150
V
GS
= 10V
V
GS
= 5V
TRANSCONDUCTANCE
MAY LIMIT CURRENT
IN THIS REGION
10
-4
10
-3
10
-2
t, PULSE WIDTH (s)
10
-1
10
0
10
1
10
10
-5
FIGURE 4. PEAK CURRENT CAPABILITY
©2001 Fairchild Semiconductor Corporation
HUFA76423D3, HUFA76423D3S Rev. B
HUFA76423D3, HUFA76423D3S
Typical Performance Curves
300
I
AS
, AVALANCHE CURRENT (A)
100
(Continued)
200
I
D
, DRAIN CURRENT (A)
100
100µs
If R = 0
t
AV
= (L)(I
AS
)/(1.3*RATED BV
DSS
- V
DD
)
If R
≠
0
t
AV
= (L/R)ln[(I
AS
*R)/(1.3*RATED BV
DSS
- V
DD
) +1]
10
STARTING T
J
= 25
o
C
10
OPERATION IN THIS
AREA MAY BE
LIMITED BY r
DS(ON)
SINGLE PULSE
T
J
= MAX RATED
T
C
= 25
o
C
1
10
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
1ms
10ms
STARTING T
J
= 150
o
C
1
1
0.01
0.1
1
10
100
100
t
AV
, TIME IN AVALANCHE (ms)
NOTE: Refer to Fairchild Application Notes AN9321 and AN9322.
FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING
CAPABILITY
FIGURE 5. FORWARD BIAS SAFE OPERATING AREA
60
50
I
D,
DRAIN CURRENT (A)
40
30
20
10
0
2.0
2.5
3.0
3.5
4.0
4.5
5.0
V
GS
, GATE TO SOURCE VOLTAGE (V)
T
J
= 25
o
C
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
V
DD
= 15V
60
50
40
30
V
GS
= 3.5V
20
10
0
0
1
2
3
4
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
V
GS
= 3V
V
GS
= 10V
V
GS
= 5V
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
T
C
= 25
o
C
V
GS
= 4V
T
J
= 175
o
C
T
J
= -55
o
C
FIGURE 7. TRANSFER CHARACTERISTICS
I
D
, DRAIN CURRENT (A)
FIGURE 8. SATURATION CHARACTERISTICS
50
NORMALIZED DRAIN TO SOURCE
ON RESISTANCE
r
DS(ON)
, DRAIN TO SOURCE
ON RESISTANCE (mΩ)
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
T
C
= 25
o
C
40
I
D
= 20A
I
D
= 10A
30
2.5
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
2.0
V
GS
= 10V, I
D
= 20A
1.5
1.0
20
2
4
6
8
10
V
GS
, GATE TO SOURCE VOLTAGE (V)
0.5
-80
-40
0
40
80
120
160
200
T
J
, JUNCTION TEMPERATURE (
o
C)
FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE
VOLTAGE AND DRAIN CURRENT
FIGURE 10. NORMALIZED DRAIN TO SOURCE ON
RESISTANCE vs JUNCTION TEMPERATURE
©2001 Fairchild Semiconductor Corporation
HUFA76423D3, HUFA76423D3S Rev. B
HUFA76423D3, HUFA76423D3S
Typical Performance Curves
1.2
NORMALIZED DRAIN TO SOURCE
BREAKDOWN VOLTAGE
V
GS
= V
DS
, I
D
= 250µA
NORMALIZED GATE
THRESHOLD VOLTAGE
1.0
(Continued)
1.2
I
D
= 250µA
1.1
0.8
1.0
0.6
0.4
-80
-40
0
40
80
120
160
200
T
J
, JUNCTION TEMPERATURE (
o
C)
0.9
-80
-40
0
40
80
120
160
200
T
J
, JUNCTION TEMPERATURE (
o
C)
FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs
JUNCTION TEMPERATURE
FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN
VOLTAGE vs JUNCTION TEMPERATURE
10
V
GS
, GATE TO SOURCE VOLTAGE (V)
3000
C
ISS
=
C
GS
+ C
GD
C, CAPACITANCE (pF)
1000
V
DD
= 30V
8
6
C
OSS
≅
C
DS
+ C
GD
100
C
RSS
=
C
GD
V
GS
= 0V, f = 1MHz
1
10
60
4
WAVEFORMS IN
DESCENDING ORDER:
I
D
= 20A
I
D
= 10A
0
5
10
15
20
25
30
2
0
20
0.1
Q
g
, GATE CHARGE (nC)
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.
FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT
GATE CURRENT
FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
350
V
GS
= 4.5V, V
DD
= 30V, I
D
= 20A
300
SWITCHING TIME (ns)
SWITCHING TIME (ns)
t
r
250
200
150
t
d(OFF)
100
50
t
d(ON)
0
0
10
20
30
40
50
200
V
GS
= 10V, V
DD
= 30V, I
D
= 20A
150
t
d(OFF)
100
t
f
t
f
50
t
r
t
d(ON)
0
0
10
20
30
40
50
R
GS
, GATE TO SOURCE RESISTANCE (Ω)
R
GS
, GATE TO SOURCE RESISTANCE (Ω)
FIGURE 15. SWITCHING TIME vs GATE RESISTANCE
FIGURE 16. SWITCHING TIME vs GATE RESISTANCE
©2001 Fairchild Semiconductor Corporation
HUFA76423D3, HUFA76423D3S Rev. B
京公网安备 11010802033920号
EEWORLD
