CPACK-24, Tube
| Parameter Name | Attribute value |
| Brand Name | Integrated Device Technology |
| Is it lead-free? | Contains lead |
| Is it Rohs certified? | incompatible |
| Maker | IDT (Integrated Device Technology) |
| Parts packaging code | CPACK |
| package instruction | CERPACK-24 |
| Contacts | 24 |
| Manufacturer packaging code | CP24 |
| Reach Compliance Code | not_compliant |
| Other features | WITH DIRECTION CONTROL; WITH SELECT INPUT FOR MULTIPLEXED TRANSMISSION OF REGISTERED OR REAL TIM |
| Control type | INDEPENDENT CONTROL |
| Counting direction | BIDIRECTIONAL |
| series | FCT |
| JESD-30 code | R-GDFP-F24 |
| JESD-609 code | e0 |
| length | 15.748 mm |
| Load capacitance (CL) | 50 pF |
| Logic integrated circuit type | REGISTERED BUS TRANSCEIVER |
| MaximumI(ol) | 0.048 A |
| Humidity sensitivity level | 1 |
| Number of digits | 8 |
| Number of functions | 1 |
| Number of ports | 2 |
| Number of terminals | 24 |
| Maximum operating temperature | 125 °C |
| Minimum operating temperature | -55 °C |
| Output characteristics | 3-STATE |
| Output polarity | TRUE |
| Package body material | CERAMIC, GLASS-SEALED |
| encapsulated code | DFP |
| Encapsulate equivalent code | FL24,.4 |
| Package shape | RECTANGULAR |
| Package form | FLATPACK |
| Peak Reflow Temperature (Celsius) | NOT SPECIFIED |
| power supply | 5 V |
| Prop。Delay @ Nom-Sup | 7.7 ns |
| propagation delay (tpd) | 7 ns |
| Certification status | Not Qualified |
| Filter level | MIL-STD-883 |
| Maximum seat height | 2.286 mm |
| Maximum supply voltage (Vsup) | 5.5 V |
| Minimum supply voltage (Vsup) | 4.5 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | MILITARY |
| Terminal surface | TIN LEAD |
| Terminal form | FLAT |
| Terminal pitch | 1.27 mm |
| Terminal location | DUAL |
| Maximum time at peak reflow temperature | NOT SPECIFIED |
| translate | N/A |
| Trigger type | POSITIVE EDGE |
| width | 9.144 mm |
| Base Number Matches | 1 |
Linux and Android
Embedded System
Analogue and Mixed Signal
FPGA/CPLD
Electronics Design Contest
Embedded System
京公网安备 11010802033920号
EEWORLD
