EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74S175N

Description
Hex/Quad D Flip-Flop with Clear
Categorylogic    logic   
File Size54KB,5 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

DM74S175N Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74S175N - - View Buy Now

DM74S175N Overview

Hex/Quad D Flip-Flop with Clear

DM74S175N Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerFairchild
Parts packaging codeDIP
package instructionDIP, DIP16,.3
Contacts16
Reach Compliance Codeunknow
seriesS
JESD-30 codeR-PDIP-T16
JESD-609 codee0
length19.305 mm
Logic integrated circuit typeD FLIP-FLOP
Maximum Frequency@Nom-Su65000000 Hz
MaximumI(ol)0.02 A
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)96 mA
propagation delay (tpd)21 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax110 MHz
DM74S174 • DM74S175 Hex/Quad D Flip-Flop with Clear
August 1986
Revised April 2000
DM74S174 • DM74S175
Hex/Quad D Flip-Flop with Clear
General Description
These positive-edge-triggered flip-flops utilize TTL circuitry
to implement D-type flip-flop logic. All have a direct clear
input, and the quad (DM74S175) versions feature comple-
mentary outputs from each flip-flop.
Information at the D inputs meeting the setup time require-
ments is transferred to the Q outputs on the positive-going
edge of the clock pulse. Clock triggering occurs at a partic-
ular voltage level and is not directly related to the transition
time of the positive-going pulse. When the clock input is at
either the HIGH or LOW level, the D input signal has no
effect at the output.
Features
s
DM74S174 contain six flip-flops with single-rail outputs.
s
DM74S175 contain four flip-flops with double-rail out-
puts.
s
Buffered clock and direct clear inputs
s
Individual data input to each flip-flop
s
Applications include:
Buffer/storage registers
Shift registers
Pattern generators
s
Typical clock frequency 110 MHz
s
Typical power dissipation per flip-flop 75mW
Ordering Code:
Order Number
DM74S174N
DM74S175N
Package Number
N16E
N16E
Package Description
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagrams
DM74S174
DM74S175
© 2000 Fairchild Semiconductor Corporation
DS006472
www.fairchildsemi.com

DM74S175N Related Products

DM74S175N DM74S174N DM74S174
Description Hex/Quad D Flip-Flop with Clear Hex/Quad D Flip-Flop with Clear Hex/Quad D Flip-Flop with Clear
Is it Rohs certified? incompatible incompatible -
Maker Fairchild Fairchild -
Parts packaging code DIP DIP -
package instruction DIP, DIP16,.3 DIP, DIP16,.3 -
Contacts 16 16 -
Reach Compliance Code unknow unknow -
series S S -
JESD-30 code R-PDIP-T16 R-PDIP-T16 -
JESD-609 code e0 e0 -
length 19.305 mm 19.305 mm -
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP -
MaximumI(ol) 0.02 A 0.02 A -
Number of digits 4 6 -
Number of functions 1 1 -
Number of terminals 16 16 -
Maximum operating temperature 70 °C 70 °C -
Output polarity COMPLEMENTARY TRUE -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code DIP DIP -
Encapsulate equivalent code DIP16,.3 DIP16,.3 -
Package shape RECTANGULAR RECTANGULAR -
Package form IN-LINE IN-LINE -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED -
power supply 5 V 5 V -
Maximum supply current (ICC) 96 mA 144 mA -
propagation delay (tpd) 21 ns 21 ns -
Certification status Not Qualified Not Qualified -
Maximum seat height 5.08 mm 5.08 mm -
Maximum supply voltage (Vsup) 5.25 V 5.25 V -
Minimum supply voltage (Vsup) 4.75 V 4.75 V -
Nominal supply voltage (Vsup) 5 V 5 V -
surface mount NO NO -
technology TTL TTL -
Temperature level COMMERCIAL COMMERCIAL -
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
Terminal form THROUGH-HOLE THROUGH-HOLE -
Terminal pitch 2.54 mm 2.54 mm -
Terminal location DUAL DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED -
Trigger type POSITIVE EDGE POSITIVE EDGE -
width 7.62 mm 7.62 mm -
minfmax 110 MHz 110 MHz -
Ordinary DDS integrated chip - AD9833 Chinese data
I guess this time the DDS integrated chip will not be used as the main component, but should be used to assist other circuits, so an ordinary integrated chip should be enough! Here is some information...
open82977352 MCU
AD design input interface
What is the name of the golden interface in the picture? This is the collected analog signal. Can you tell me whether it is single-ended input or differential input? What is the name of the differenti...
萤火 ADI Reference Circuit
LTE Cat 1 STM32 4G EC200S
LTE Cat 1-the new favorite in the era of the Internet of ThingsAs NB-IoT reaches 50 million shipments this year and is expected to reach 100 million next year, it has risen rapidly. A medium-speed (in...
gandong stm32/stm8
[Ask TI] What is your next development plan for C2000?
C2000, especially 2812 and 28335, have been welcomed by customers. However, in the past year, there have been reports of shortages or discontinuation of production. What is your next strategy?Should w...
fxw451 Microcontroller MCU
stm32F405 compilation problem
There is a compilation error in the system_stm32f4xx.c in the firmware... I can't find where PWR_CR_VOS is defined. Has anyone encountered this situation before? [code] *******************************...
single stm32/stm8
Video explanation: Shanghai Teacher You's Verilog entry to practical experience Lesson 11
[size=4][b][color=red]Shanghai Teacher You[/color][/b]Verilog Introduction to Practical Combat[b][color=red]Lesson 11[/color][/b]——[b][color=red]Hand in hand explanation of the internal principle of a...
l51031767 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 877  995  501  1795  1851  18  21  11  37  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号