935302252118 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 935302252118

935302252118: DescriptionIC JK TYPE NEG TRG DUAL 14SOIC; Categorylogic logic; File Size727KB，17 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com; Environmental Compliance

Download Datasheet Parametric Compare View All

935302252118 Overview

IC JK TYPE NEG TRG DUAL 14SOIC

935302252118 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Nexperia
package instruction	SOP-14
Reach Compliance Code	compliant
series	HC/UH
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	8.65 mm
Logic integrated circuit type	J-K FLIP-FLOP
Humidity sensitivity level	1
Number of digits	2
Number of functions	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	240 ns
Filter level	AEC-Q100
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	NEGATIVE EDGE
width	3.9 mm
minfmax	24 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

74HC107-Q100; 74HCT107-Q100

Dual JK flip-flop with reset; negative-edge trigger

Rev. 2 — 26 January 2015

Product data sheet

1. General description

The 74HC107-Q100; 74HCT107-Q100 is a dual negative edge triggered JK flip-flop

featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q

and Q outputs. The reset is an asynchronous active LOW input and operates

independently of the clock input. The J and K inputs control the state changes of the

flip-flops as described in the mode select function table. The J and K inputs must be stable

one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs

include clamp diodes that enable the use of current limiting resistors to interface inputs to

voltages in excess of V

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits



Automotive product qualification in accordance with AEC-Q100 (Grade 1)



Specified from

40 C

to +85

C

and from

40 C

to +125

C



Input levels:



For 74HC107-Q100: CMOS level



For 74HCT107-Q100: TTL level



Complies with JEDEC standard no. 7A



ESD protection:



MIL-STD-883, method 3015 exceeds 2000 V



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0

)



Multiple package options

3. Ordering information

Table 1.

Ordering information

Package

Temperature range

74HC107D-Q100

74HCT107D-Q100

74HC107PW-Q100

40 C

to +125

C

TSSOP14

40 C

to +125

C

Name

SO14

Description

plastic small outline package; 14 leads; body width

3.9 mm

plastic thin shrink small outline package; 14 leads;

body width 4.4 mm

Version

SOT108-1

SOT402-1

Type number

935302252118 Related Products

	935302252118	935302254118	935302253118	74HC107D-Q100/CUJ	74HCT107D-Q100J	74HC107D-Q100J	74HC107PW-Q100J
Description	IC JK TYPE NEG TRG DUAL 14SOIC	IC JK TYPE NEG TRG DUAL 14SOIC	IC JK TYPE NEG TRG DUAL 14TSSOP	74HC(T)107-Q100 - Dual JK flip-flop with reset; negative-edge trigger SOIC 14-Pin	IC FF JK TYPE DUAL 1BIT 14SO	IC FF JK TYPE DUAL 1BIT 14SO	IC FF JK TYPE DUAL 1BIT 14TSSOP
package instruction	SOP-14	SOP-14	TSSOP-14	SOP,	SOP,	SOP,	TSSOP,
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant
series	HC/UH	HCT	HC/UH	HC/UH	HCT	HC/UH	HC/UH
JESD-30 code	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14
length	8.65 mm	8.65 mm	5 mm	8.65 mm	8.65 mm	8.65 mm	5 mm
Logic integrated circuit type	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP
Number of digits	2	2	2	2	2	2	2
Number of functions	2	2	2	2	2	2	2
Number of terminals	14	14	14	14	14	14	14
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	TSSOP	SOP	SOP	SOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	240 ns	54 ns	240 ns	240 ns	54 ns	240 ns	240 ns
Filter level	AEC-Q100	AEC-Q100	AEC-Q100	AEC-Q100	AEC-Q100	AEC-Q100	AEC-Q100
Maximum seat height	1.75 mm	1.75 mm	1.1 mm	1.75 mm	1.75 mm	1.75 mm	1.1 mm
Maximum supply voltage (Vsup)	6 V	5.5 V	6 V	6 V	5.5 V	6 V	6 V
Minimum supply voltage (Vsup)	2 V	4.5 V	2 V	2 V	4.5 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	0.65 mm	1.27 mm	1.27 mm	1.27 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
width	3.9 mm	3.9 mm	4.4 mm	3.9 mm	3.9 mm	3.9 mm	4.4 mm
minfmax	24 MHz	20 MHz	24 MHz	24 MHz	20 MHz	24 MHz	24 MHz
Is it Rohs certified?	conform to	conform to	conform to	conform to	-	-	-
Maker	Nexperia	Nexperia	-	Nexperia	-	Nexperia	Nexperia
Humidity sensitivity level	1	1	1	-	-	-	1
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	-	-	NOT SPECIFIED	-	NOT SPECIFIED	260
Maximum time at peak reflow temperature	NOT SPECIFIED	-	-	NOT SPECIFIED	-	NOT SPECIFIED	30
Base Number Matches	1	1	1	1	1	-	-
Brand Name	-	-	-	Nexperia	Nexperia	Nexperia	Nexperia
Parts packaging code	-	-	-	SOIC	SOIC	SOIC	TSSOP
Contacts	-	-	-	14	14	14	14
Manufacturer packaging code	-	-	-	SOT108-1	SOT108-1	SOT108-1	SOT402-1

Recommended Resources

Switching power supply driver PM4040F application circuit diagram

Ultrasonic transmitter circuit a composed of UCM-40-T and 74LS00 NAND gate

Touch desk lamp circuit

TEA-1000 power amplification improvement example 02

LinkSwitch-PL series LED driver circuit diagram

Combustible gas leak alarm circuit

About the shell component of wince6.0: Is there anyone who can help me introduce the shell component?...; Jnfnet Embedded System

Host power management settings: Host power management settings:　　When installing the system, many users often set time limits for the display, hard disk and power supply in the host power management settings in order to achieve the ...; zbz0529 Power technology

Taoxing portable MP3 development board and MP3 voice playback module information release: Taoxing portable MP3 development board is a MP3 learning board tailored for portable functions. It can be powered by 3-4 batteries and the whole machine is only the size of a business card. It condens...; 古道热肠MP3 DIY/Open Source Hardware

CircuitPython is being ported to NXP i.MX RT: CircuitPython is being ported to the NXP i.MX RT, which is powerful with 500+ MHz and up to 1 MB RAM. Ports are currently being made to: RT1011 + ESP32 and RT1062, with more (including LCD interface) ...; dcexpert MicroPython Open Source section

Get a group purchase of Terasic's Altera FPGA development board DE0/DE2: Buy Altera FPGA development board DE0-NANO in a group. Original price: 590, estimated group price: 490. DE2-115 original price: 2990, estimated group price: 2490. Requirements: 5 or more people. The m...; electronictao Buy&Sell

Listed communication company recruits FPGA development engineers--Shenzhen: A listed communication company in Shenzhen is recruiting FPGA development engineers: [size=2]Job responsibilities: [/size] [font=宋体][size=2]1. Responsible for the development and debugging of FPGA hig...; wdzfd Recruitment

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components