EEWORLDEEWORLDEEWORLD

Part Number

Search

AD805

Description
DATA RETIMING PHASE LOCKED LOOP
File Size301KB,11 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet View All

AD805 Overview

DATA RETIMING PHASE LOCKED LOOP

a
FEATURES
155 Mbps Clock Recovery and Data Retiming
Permits CCITT G.958 Type A Jitter Tolerance
Permits CCITT G.958 Type B Jitter Transfer
Random Jitter: 0.6 rms
Pattern Jitter: Virtually Eliminated
Jitter Peaking: Fundamentally None
Acquisition: 30 Bit Periods
Accepts NRZ Data without Preamble
Single Supply Operation: –5.2 V or +5 V
10 KH ECL Compatible
DATA
INPUT
VOLTAGE
CONTROLLED
PHASE
SHIFTER
Data Retiming
Phase-Locked Loop
AD805*
CLOCK RECOVERY AND
DATA RETIMING APPLICATION
PHASE
DETECTOR
LOOP
FILTER
GAIN
OBS
PRODUCT DESCRIPTION
RETIMING
MODULE
VCXO
(EXTERNAL)
RECOVERED
CLOCK
AD805
The AD805 is a data retiming phase-locked loop designed for
use with a Voltage-Controlled Crystal Oscillator (VCXO) to
perform clock recovery and data retiming on Nonreturn to Zero
(NRZ) data. The circuit provides clock recovery and data
retiming on standard telecommunications STS-3 or STM-1
data (155.52 Mbps). A Vectron C0-434Y Series VCXO circuit
is used with the AD805 for specification purposes. Similar
circuit performance can be obtained using other commercially
available VCXO circuits. The AD805-VCXO circuit used for
clock recovery and data retiming can also be used for large
factor frequency multiplication.
The AD805-VCXO circuit meets or exceeds CCITT G.958
regenerator specifications for STM-I Type A jitter tolerance and
STM-1 Type B jitter transfer. The simultaneous Type A, wide-
band jitter tolerance and Type B, narrow-band jitter transfer
allows the use of the AD805-VCXO circuit in a regenerative
application to overcome optical line system interworking limit-
ations based on signal retiming using Type A passive tuned
device technology such as Surface-Acoustic-Wave (SAW) or
dielectric resonator filters, with Type B active devices such as
Phase-Locked Loops (PLLs).
The circuit VCXO provides a stable and accurate clock fre-
quency signal with or without input data. The AD805 works
with the VCXO to dynamically adjust the recovered clock fre-
quency to the frequency associated with the input data. This
frequency control loop tracks any low frequency component of
jitter on the input data. Since the circuit uses the VCXO for
clock recovery, it has a high Q for excellent wideband jitter at-
tenuation. The jitter transfer characteristic of the circuit is with-
in the jitter transfer requirements for a CCITT G.958 STM-1
Type B regenerator, which has a corner frequency of 30 kHz.
The AD805 overcomes the higher frequency jitter tolerance
limitations associated with traditional high Q, PLL based clock
and data recovery circuits through the use of its data retiming
loop. This loop, made up of the AD805’s voltage-controlled
*Protected
by U.S. Patent No. 5,036,298
OLE
TE
RETIMED
DATA
phase shifter, phase detector, and loop filter, act to align input
data phase errors to the stable recovered clock provided by the
VCXO. The range of the voltage-controlled phase shifter, at
least 2 Unit Intervals (UI), and the bandwidth of this loop, at
roughly 3 MHz, provide the circuit with its wideband jitter
tolerance characteristic.
The circuit can acquire lock to input data very quickly, within
44 bit periods, due to the accuracy of the VCXO and the action
of the data retiming loop. Typical integrated second-order PLLs
take at least several thousand bit periods to acquire lock. This is
due to their having a wide tuning range VCO. Decreasing the
loop damping of a traditional second-order PLL shortens the
length of the circuit’s acquisition time, but at the expense of
greater jitter peaking.
The AD805-VCXO circuit is a second- order PLL that has no
jitter peaking. The zero used to stabilize the control loop of the
traditional second-order PLL effects the closed-loop transfer
function, causing jitter peaking in the jitter transfer function. In
the AD805-VCXO circuit, the zero needed to stabilize the loop
is implemented in the feedback path, in the voltage-controlled
phase shifter. Placing the zero in the feedback path results in
fundamentally no jitter peaking since the zero is absent from the
closed-loop transfer function.
Output jitter, determined primarily by the VCXO, is a very low
0.6° rms. Jitter due to variations in input data density, pattern
jitter, is virtually eliminated in the circuit due to the AD805’s
patented phase detector.
The data retiming loop of the AD805 can be used with a passive
tuned circuit (155.52 MHz) such as a bandpass or a SAW filter
for clock recovery and data retiming. The data retiming loop
acts to servo the phase of the input data to the phase of the
recovered clock from the passive tuned circuit in this type of
application (see APPLICATIONS).
The AD805 uses 10 KH ECL levels and consumes 375 mW
from a +5 V or a –5.2 V supply. The device is specified for
operation over the industrial temperature range of –40°C to
+85°C and is available in a 20-pin plastic DIP.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
World Wide Web Site: http://www.analog.com
Fax: 617/326-8703
© Analog Devices, Inc., 1996
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
Crystal oscillators determine the life and death of digital circuits
[i=s]This post was last edited by Jacktang on 2020-1-18 13:22[/i]The crystal oscillator looks like an inconspicuous small device on the board, but in the digital circuit, it is like the heart of the e...
Jacktang Analogue and Mixed Signal
Please help! After the terminal requests to bind with the coordinator, can the coordinator use 0xFFFE as the destination address to send data to the terminal?
I want to combine the sensor experiment and light control experiment provided by TI. There are temperature sensors and small lights on the terminal, and buttons on the coordinator as switches. After t...
doudongwade RF/Wirelessly
Showing off the goods (2) - Intel, the king of pitfalls
In 2013, Intel launched the Galileo development board based on the Quark processor for IoT, and then launched the Edison, Curie and other development boards. Although Intel is very strong in processor...
dcexpert Special Edition for Assessment Centres
EEWORLD University ---- STM32 Permanent Magnet Synchronous Motor (PMSM) FOC Software Development Training
STM32 Permanent Magnet Synchronous Motor (PMSM) FOC Software Development Training : https://training.eeworld.com.cn/course/607Contents include: STM32 product technology introduction, motor control kit...
chenyy MCU
Software simulation of asynchronous communication of BF561 SPORT port
In various DSP application systems, the universal asynchronous receiver /transmitter (UART) is a commonly used communication mode. When the application system requires multiple UARTs, or a DSP without...
fish001 DSP and ARM Processors
About the strategy design of watchdog under multi-tasking
[i=s]This post was last edited by Xiaoqingxin on 2022-5-9 13:54[/i]I have designed a watchdog strategy for multithreading. I hope you can give me some advice on whether it is feasible and whether ther...
小清鑫 XuanTie RISC-V Activity Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 33  1499  25  2023  730  1  31  41  15  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号