ICS348RLF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > ICS348RLF

Preview

ICS348RLF: DescriptionQuad PLL Field Programmable VersaClock Synthesizer; File Size95KB，7 Pages; ManufacturerICS ( IDT ); Websitehttp://www.icst.com

Download Datasheet Compare View All

ICS348RLF Overview

Quad PLL Field Programmable VersaClock Synthesizer

Preview

Download Datasheet

View All

ICS348

Quad PLL Field Programmable VersaClock Synthesizer

Description

The ICS348 field programmable clock synthesizer

generates up to 9 high-quality, high-frequency clock

outputs including multiple reference clocks from a low

frequency crystal or clock input. The ICS348 has 4

independent on-chip PLLs and is designed to replace

crystals and crystal oscillators in most electronic

systems.

Using ICS’ VersaClock

software to configure PLLs

and outputs, the ICS348 contains a One-Time

Programmable (OTP) ROM to allow field

programmability. Programming features include eight

selectable configuration registers, up to two sets of four

low-skew outputs.

Using Phase-Locked Loop (PLL) techniques, the

device runs from a standard fundamental mode,

inexpensive crystal, or clock. It can replace multiple

crystals and oscillators, saving board space and cost.

The ICS348 is also available in factory programmed

custom versions for high-volume applications.

Features

•

Packaged as 20-pin SSOP (QSOP)

Eight addressable registers

Replaces multiple crystals and oscillators

Output frequencies up to 200 MHz at 3.3V

Input crystal frequency of 5 to 27 MHz

Input clock frequency of 2 to 50 MHz

Up to nine reference outputs

Up to two sets of four low-skew outputs

Operating voltages of 3.3 V

Advanced, low power CMOS process

For one output clock, use the ICS341 (8-pin). For two

output clocks, use the ICS342 (8-pin). For three

output clocks, use the ICS343 (8-pin). For more than

three outputs, use the ICS345 or ICS348.

•

Available in Pb (lead) free packaging

Block Diagram

V DD

S 2:S 0

O TP

ROM

w ith

P LL

V alues

P LL1

CLK1

CLK2

P LL2

P LL3

C rystal or

clock input

X 1/IC LK

C rystal

O scillator

GND

P LL4

Divide

Logic

and

Output

Enable

Control

CLK3

CLK4

CLK5

CLK6

CLK7

CLK8

CLK9

E xternal capacitors are

required w ith a crystal input.

P D TS

MDS 348 H

Integrated Circuit Systems, Inc.

●

525 Race Street, San Jose, CA 95126

●

Revision 051705

tel (408) 297-1201

●

www.icst.com

ICS348RLF Related Products

	ICS348RLF	ICS348	ICS348RIP	ICS348RP	ICS348RPT	ICS348RIPLF	ICS348RIPT	ICS348RIPLFT	ICS348RPLF	ICS348RPLFT
Description	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer

Recommended Resources

Radio induction alarm circuit

Interface circuit between CMOS and NMOS b

Electric contact pressure thermometer drying room temperature control circuit 2

Dry battery charger circuit

Bathroom exhaust fan delayer

Zhenyu XSX-BⅢ type electronic disinfection cabinet ozone generator circuit

【Silicon Labs BG22-EK4108A Bluetooth Development Review】+Create a Bluetooth program from scratch: [i=s]This post was last edited by Beifang on 2022-1-17 15:14[/i]1. There is a step-by-step guide to creating a program, see AN1260: Integrating v3.x Silicon Labs Bluetooth Applications with Real-Time ...; 北方 Development Kits Review Area

When the cd4046 phase-locked loop is used for modulation and demodulation, the demodulated wave is half-wave. The circuit and parameters are as follows. I would like to ask the experts to see the reason.: C1=1000P, R1=10K determines the center frequency. R3=160 ohm, C2=0.1U in the low-pass filter. Pins 3 and 4 are short-circuited, which may not be clearly drawn in the diagram. Now input a signal of abo...; 暖冬大米粥 Analog electronics

How to convert RGB565 image from 120x160 to 176x144 size: The image format captured from the dopoda S1 camera is RGB565 120*160 (obtained from DirectShow Filter). Before H.263 encoding, it must be converted to YUV format. The available formats of QCIF are fi...; 520087161 Embedded System

Please help me analyze this circuit!: How does this circuit achieve single live wire power supply? How does it control the bidirectional thyristor? How does it get power when the bidirectional thyristor is turned on? How does it get power...; 靠谱的小小帆 Power technology

PXA270 power on and start up problem: I have a strange problem. My PXA270 motherboard cannot start at -10 degrees Celsius. I start it from NORFLASH. It can start in less than a minute after I take it out of the freezer. All the components...; hjacky Embedded System

TI chip application, method and steps, and some precautions: This is my first time applying for a chip on TI. I didn’t expect it to be so smooth, so I posted a post to express my happiness (original post address [url=https://bbs.eeworld.com.cn/viewthread.php?ti...; 一个小白 TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components