ICS348RPLFT datasheet, PDF - EEWORLD Datasheet

ICS348RPLFT: DescriptionQuad PLL Field Programmable VersaClock Synthesizer; File Size95KB，7 Pages; ManufacturerICS ( IDT ); Websitehttp://www.icst.com

Download Datasheet Compare View All

ICS348RPLFT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ICS348RPLFT	-	-	View	Buy Now

ICS348RPLFT Overview

Quad PLL Field Programmable VersaClock Synthesizer

Preview

Download Datasheet

View All

ICS348

Quad PLL Field Programmable VersaClock Synthesizer

Description

The ICS348 field programmable clock synthesizer

generates up to 9 high-quality, high-frequency clock

outputs including multiple reference clocks from a low

frequency crystal or clock input. The ICS348 has 4

independent on-chip PLLs and is designed to replace

crystals and crystal oscillators in most electronic

systems.

Using ICS’ VersaClock

software to configure PLLs

and outputs, the ICS348 contains a One-Time

Programmable (OTP) ROM to allow field

programmability. Programming features include eight

selectable configuration registers, up to two sets of four

low-skew outputs.

Using Phase-Locked Loop (PLL) techniques, the

device runs from a standard fundamental mode,

inexpensive crystal, or clock. It can replace multiple

crystals and oscillators, saving board space and cost.

The ICS348 is also available in factory programmed

custom versions for high-volume applications.

Features

•

Packaged as 20-pin SSOP (QSOP)

Eight addressable registers

Replaces multiple crystals and oscillators

Output frequencies up to 200 MHz at 3.3V

Input crystal frequency of 5 to 27 MHz

Input clock frequency of 2 to 50 MHz

Up to nine reference outputs

Up to two sets of four low-skew outputs

Operating voltages of 3.3 V

Advanced, low power CMOS process

For one output clock, use the ICS341 (8-pin). For two

output clocks, use the ICS342 (8-pin). For three

output clocks, use the ICS343 (8-pin). For more than

three outputs, use the ICS345 or ICS348.

•

Available in Pb (lead) free packaging

Block Diagram

V DD

S 2:S 0

O TP

ROM

w ith

P LL

V alues

P LL1

CLK1

CLK2

P LL2

P LL3

C rystal or

clock input

X 1/IC LK

C rystal

O scillator

GND

P LL4

Divide

Logic

and

Output

Enable

Control

CLK3

CLK4

CLK5

CLK6

CLK7

CLK8

CLK9

E xternal capacitors are

required w ith a crystal input.

P D TS

MDS 348 H

Integrated Circuit Systems, Inc.

●

525 Race Street, San Jose, CA 95126

●

Revision 051705

tel (408) 297-1201

●

www.icst.com

ICS348RPLFT Related Products

	ICS348RPLFT	ICS348	ICS348RIP	ICS348RP	ICS348RPT	ICS348RIPLF	ICS348RIPT	ICS348RIPLFT	ICS348RPLF	ICS348RLF
Description	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer	Quad PLL Field Programmable VersaClock Synthesizer

Recommended Resources

One of the field effect tube time relay circuits

8-bit cheap DA conversion circuit without DA converter IC

Gantry milling machine AC feed control chart

BYH5552 time control integrated circuit

Light controlled thyristor photosensitive normally open AC contactor

Receiving circuit composed of TDA7021T

Getting Started with MSP-EXP430G2-LaunchPad (Part 3): 2. Code Composer Studio Introduction This section introduces the basics of Code Composer Studio . In the lab exercises, we will demonstrate how to create a project and how to load the program into the...; tiankai001 Microcontroller MCU

Problems with SPWM inverter circuit of single chip microcomputer: As shown in the figure, it is an inverter circuit diagram made by someone else. I now have some questions: (1) What are the functions of the two voltage-stabilizing diodes and resistors marked 1 in th...; xzyxtt Analog electronics

h05mixddst02v231.lib process library: I'm in urgent need of h05mixddst02v231.lib process library. If anyone has it, please share it with me....; 159480 PCB Design

Multiplexing problem?: How to convert multi-channel signals into single-channel signal output...; eeleader FPGA/CPLD

Audio circuits stacked together: [color=#000][backcolor=rgb(230, 246, 230)][font=Tahoma, Helvetica, SimSun, sans-serif]I want to add the left and right channels of the mobile phone output together, then pass through the power amplifi...; 麻袋 Analog electronics

EE_FPGA V2.0 Schematic: ...; chenzhufly FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components