ICS581G-02T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > ICS581G-02T

Preview

ICS581G-02T: DescriptionZero-Delay Glitch-Free Clock Multiplexer; File Size74KB，6 Pages; ManufacturerICS ( IDT ); Websitehttp://www.icst.com

Download Datasheet Compare View All

ICS581G-02T Overview

Zero-Delay Glitch-Free Clock Multiplexer

Preview

Download Datasheet

View All

ICS581-01, -02

Zero-Delay Glitch-Free Clock Multiplexer

Description

The ICS581-01 and ICS581-02 are glitch free,

Phase Locked Loop (PLL) based clock multiplexers

(mux) with zero delay from input to output. They

each have 4 low skew outputs which can be

configured as a single output, 3 outputs or 4

outputs. The ICS581-01 allows user control over

the mux switching. The ICS581-02 has automatic

switching between the 2 clock inputs.

The ICS581-01 and -02 are members of the ICS

Clock Blocks™ family of clock generation,

synchronization, and distribution devices. For a

non-PLL based clock mux, see the ICS580-01.

Features

• Tiny 16 pin TSSOP package

• No short pulses or glitches on output. Operates to

200 MHz

• User controlled (ICS581-01) or automatic, timed

(ICS581-02) switch

• Low skew outputs

• Ideal for systems with backup or redundant clocks

• Zero delay, input to output

• 50% output duty cycle allows duty cycle correction

• Spread Smart™ technology works with spread

spectrum parts

CLK1

SELA

FBIN

OE0

OE1

PLL

S0, S1

CLK4

OE1

CLK3

OE0

Block Diagrams

INA

INB

CLK2

ICS581-01

External Feedback

÷48

÷3

NO_INA

Transition

Detector

DIV

CLK1

OE0

CLK2

PLL

CLK3

INA

INB

FBIN

ICS581-02

OE0

OE1

S0, S1

CLK4

OE1

External Feedback

Revision 041100

Printed 11/14/00

Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126• (408) 295-9800tel • www.icst.com

MDS 581-01, 581-02 A

ICS581-01, -02

Zero-Delay Glitch-Free Clock Multiplexer

Device Operation

The ICS581-01 and ICS581-02 are very similar. The following describes the operation of the ICS581-01,

and then the differences of the ICS581-02 will be discussed.

The ICS581-01 is a PLL based, zero delay, clock multiplexer. The device consists of an input multiplexer

controlled by SELA that selects between 2 clock inputs. The output of the mux drives the reference input of

a phase-locked loop. The other input to the PLL comes from a feedback input pin called FBIN. The output

of the PLL drives 4 low skew outputs. These chip outputs are therefore buffered versions of the selected

input clock with zero delay and 50/50 duty cycle.

For correct operation, one of the clock outputs must be connected to FBIN. In this datasheet, CLK4 is

shown as the feedback, but any of the 4 clock outputs can be used. If output termination resistors are used,

the feedback should be connected after the resistor. It is a property of the PLL used on this chip that it will

align rising edges on FBIN and either INA or INB (depending on SELA). Since FBIN is connected to a

clock output, this means that the outputs appear to align with the input with zero delay.

When the input select (SELA) is changed, the output clock will change frequency and/or phase until it lines

up with the new input clock. This occurs in a smooth, gradual manner without any short pulses or glitches,

and will typically take a few tens of microseconds.

The part must be configured to operate in the correct frequency range. The Table on page 2 gives the

recommended range.

The 4 low skew outputs are controlled by 2 output enable pins that allow either 1, 3 or 4 simultaneous

outputs. If both OE pins are low, the PLL is powered down. Note that the clock driving the FBIN pin must

not be tri-stated unless the PLL is powered down, otherwise the PLL will run open loop.

The ICS581-02 is identical to the ICS581-01 except for the switching of the input mux. On the ICS581-

02, the switching is automatically controlled by a transition detector. The transition detector monitors the

clock on INA. If this clock stops, the output of the detector, NO_INA, goes high which then selects clock

input INB to the mux. The definition of the clock stopping is determined by a timeout selected by input

DIV. If DIV is low, NO_INA will go high after no transitions have occurred on INA for nominally 3 cycles

of the clock on INB. If DIV is high the timeout is nominally 48 cycles of INB. When INA restarts, the

mux immediately switches back to the INA selection with no timeout.

Input Clock Frequency

The ICS581-01 and 02 are designed to switch between 2 clocks of the same frequency. They will also

operate with different frequencies on each of the 2 input clocks. If the 2 input frequencies require different

input ranges, (table on page 2) then the highest range should be permanently selected. When the selected

input clock is outside this range, jitter and input skew specifications may not be met. Consult ICS for

more information.

Revision 041100

Printed 11/14/00

Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126• (408) 295-9800tel • www.icst.com

MDS 581-01, 581-02 A

ICS581G-02T Related Products

	ICS581G-02T	ICS581-01	ICS581G-01I	ICS581G-01	ICS581G-02	ICS581G-01T
Description	Zero-Delay Glitch-Free Clock Multiplexer	Zero-Delay Glitch-Free Clock Multiplexer	Zero-Delay Glitch-Free Clock Multiplexer	Zero-Delay Glitch-Free Clock Multiplexer	Zero-Delay Glitch-Free Clock Multiplexer	Zero-Delay Glitch-Free Clock Multiplexer

Recommended Resources

Inspection of vertical air deflector drive motor and circuit

M708 (TV) infrared remote control transmitter circuit

Parallel application circuit diagram of two LM396

TTL to MOS driver

Voice control relay circuit diagram

The difference between PWM and PFM of power supply: The development of science and technology has produced many power supply designers. Engineers working on switching power supplies should be familiar with the two control technologies of PWM and PFM. W...; fish001 Analogue and Mixed Signal

Is there any friend who has released i.MX6 board?: [i=s]This post was last edited by the_beast on 2014-9-7 08:37[/i] RT: Is there anyone who has released an i.MX6 board? Also: I am an agent for TI products (in large quantities), please contact me if y...; the_beast Buy&Sell

C6000 Series DSP Peripherals: The EDMA3 controller DMA completes data transfer between memories or from memory to peripherals, and from peripherals to memory. It can be driven by external device events to synchronize data, and can...; Jacktang Microcontroller MCU

(Serial 05) Reversing Series Switching Power Supply: [size=3]Reversing series switching power supply[/size] [size=3][color=#008000]1-3. Reversing series switching power supply[/color][/size] [size=3][color=#008000]1-3-1. Working principle of reversing s...; 木犯001号 Power technology

Share my DIY LED display: Original intention: Give it to my girlfriend as a birthday gift. Materials: AT89C52, 74HC138, MBI5020, capacitor, resistor, 16*16 LED, button. Effect: Display a single Chinese character, and move the ...; xhb_123 51mcu

Perfume moderator asks about STM8S103 issues!!: After I write to EEPROM, the ADC channel will be automatically changed (ADC is in continuous scanning mode). What is the possible reason? I have been looking for it for two days (eeprom reading and wr...; 阿万 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components