EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS843011CGLF

Description
FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR
File Size154KB,11 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Compare View All

ICS843011CGLF Online Shopping

Suppliers Part Number Price MOQ In stock  
ICS843011CGLF - - View Buy Now

ICS843011CGLF Overview

FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR

PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS843011C
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-
3.3V LVPECL C
LOCK
G
ENERATOR
F
EATURES
One differential 3.3V LVPECL output
Crystal oscillator interface designed for 26.5625MHz
18pF parallel resonant crystal
Output frequency: 106.25MHz or 100MHz
VCO range: 560MHz - 680MHz
RMS phase jitter @ 100MHz, using a 25MHz crystal
(637kHz - 10MHz): 0.29ps (typical)
3.3V operating supply
-40°C to 85°C ambient operating temperature
Available in both standard and lead-free RoHS compliant
packages
G
ENERAL
D
ESCRIPTION
The ICS843011C is a Fibre Channel Clock
Generator and a member of the HiPerClocks
TM
HiPerClockS™
family of high performance devices from ICS.
The ICS843011C uses a 26.5625MHz crystal to
synthesize 106.25MHz or a 25MHz crystal to
synthesize 100MHz. The ICS843011C has excellent <1ps
phase jitter performance, over the 637kHz – 10MHz
integration range. The ICS843011C is packaged in a small
8-pin TSSOP, making it ideal for use in systems with limit-
ed board space.
IC
S
F
REQUENCY
T
ABLE
Crystal (MHz)
26.5625
25
Output Frequency (MHz)
106.25
100
B
LOCK
D
IAGRAM
XTAL_IN
P
IN
A
SSIGNMENT
Phase
Detector
VCO
637.5MHz w/
26.5625MHz Ref.
OSC
XTAL_OUT
÷6
Q
nQ
V
CCA
V
EE
XTAL_OUT
XTAL_IN
1
2
3
4
8
7
6
5
V
CC
Q
nQ
nc
M = ÷24 (fixed)
ICS843011C
8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm package body
G Package
Top View
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on
initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications
without notice.
843011CG
www.icst.com/products/hiperclocks.html
REV. A JANUARY 25, 2006
1

ICS843011CGLF Related Products

ICS843011CGLF 3011C ICS843011C ICS843011CG ICS843011CGT ICS843011CGLFT
Description FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR FEMTOCLOCKS-TM CRYSTAL-TO- 3.3V LVPECL CLOCK GENERATOR
Please help me look at this code, if you have any questions please ask!
#include "msp430x54x.h" void main(void) { WDTCTL = WDTPW + WDTHOLD; //Stop watchdog timer P1DIR |= 0x01; //Set P1.0 as output TA1CTL = RT1SSEL_0 + MC_2 + TAIE; // ACLK, timer A counting mode, and enab...
wuyanyanke Microcontroller MCU
Understanding of power factor
[i=s]This post was last edited by qwqwqw2088 on 2017-11-13 23:41[/i] [align=left][font=宋体][size=3][color=#000000]People often ask under what load conditions should the power factor of the power invert...
qwqwqw2088 Analogue and Mixed Signal
Where is the cheapest place to make small boards?
Where can I get a cheap sample of a small board? The average is no more than 3 square centimeters, and it is a four-layer board. Does anyone have any good recommendations?...
cl17726 PCB Design
【For sale】Idle CortexM0 boards, emulators, FPGA development boards, USB emulators, aluminum boxes, chips, evaluation boards, etc.
EKlm3s8962 development board 250 for CortexM0 development board, 1 emulator 150 for emulator 50, development board 100. CREE LED lamp beads with aluminum substrate, two different color temperatures, 2...
phimas Buy&Sell
I have a vxworks startup problem, urgent help!
Because of CPU upgrade, from Celeron to PentiumM, after the upgrade, vxworks image cannot be started if it is larger, but it can be started if it is smaller. I carefully checked the memory allocation,...
tunersys Real-time operating system RTOS
Issues that need to be paid attention to when accessing dual-port RAM in FPGA
When changing addresses, ordinary binary addresses are prone to hazard contention. It is recommended to use Gray code to change addresses. Each time the address changes, only one signal changes, and n...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2045  412  1469  2703  226  42  9  30  55  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号