EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5345A-B04044-GM

Description
Processor Specific Clock Generator,
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB,60 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

SI5345A-B04044-GM Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5345A-B04044-GM - - View Buy Now

SI5345A-B04044-GM Overview

Processor Specific Clock Generator,

SI5345A-B04044-GM Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionHVQCCN,
Reach Compliance Codeunknown
JESD-30 codeS-XQCC-N64
length9 mm
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency712.5 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency750 MHz
Maximum seat height0.9 mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width9 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches1
Si 5 3 4 5 / 4 4 /4 2
1 0 - C
H A N N E L
, A
NY
-F
R E Q U E N C Y
, A
NY
- O
U T P U T
J
I T T E R
A
T T E N U A T O R
/C
LOC K
M
U LT IP L IE R
Features
Generates any combination of output
Optional zero delay mode
frequencies from any input frequency
Fastlock feature: 50 ms typ lock time
Input frequency range:
Glitchless on the fly output frequency

Differential: 8 kHz to 750 MHz
changes

LVCMOS: 8 kHz to 250 MHz
DCO mode: as low as 0.001 ppb
Output frequency range:
steps.

Differential: up to 712.5 MHz
Core voltage

LVCMOS: up to 250 MHz

V
DD
: 1.8 V ±5%
Ultra-low jitter:

V
DDA
: 3.3 V ±5%
<100 fs typ (12 kHz–20 MHz)
Independent output supply pins: 3.3 V,
Programmable jitter attenuation
2.5 V, or 1.8 V
bandwidth from 0.1 Hz to 4 kHz
Output-output skew: <100 ps
Meets G.8262 EEC Opt 1, 2 (SyncE)
Serial interface: I
2
C or SPI
Highly configurable outputs compatible
In-circuit programmable with
with LVDS, LVPECL, LVCMOS, CML,
non-volatile OTP memory
and HCSL with programmable signal
ClockBuilder Pro
TM
software simplifies
amplitude
device configuration
Status monitoring (LOS, OOF, LOL)
Si5345: 4 input, 10 output, 64 QFN
Hitless input clock switching:
Si5344: 4 input, 4 output, 44 QFN
automatic or manual
Si5342: 4 input, 2 output, 44 QFN
Locks to gapped clock inputs
Temperature range: –40 to +85 °C
Automatic free-run and holdover
Pb-free, RoHS-6 compliant
modes
Ordering Information:
See section 8
Functional Block Diagram
XTAL
Si5345/44/42
IN_SEL
XA
XB
Device Selector Guide
Grade
Si534xA
Si534xB
Si534xC
Si534xD
Max Output Frequency
712.5 MHz
350 MHz
712.5 MHz
350 MHz
Frequency Synthesis Modes
Integer+Fractional
Integer+Fractional
Integer
Integer
OSC
IN0
IN1
IN2
IN3/
FB_IN
÷FRAC
÷FRAC
÷FRAC
÷FRAC
Optional
External
Feedback
DSPLL
Applications
OTN Muxponders and Transponders
10/40/100G networking line cards
GbE/10GbE/100GbE Synchronous
Ethernet (ITU-T G.8262)
Carrier Ethernet switches
SONET/SDH Line Cards
Broadcast video
Test and measurement
ITU-T G.8262 (SyncE) Compliant
Multi
Synth
Multi
Synth
Multi
Synth
Multi
Synth
Multi
Synth
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
OUT0
Si5342
Si5344
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
Description
These jitter attenuating clock multipliers combine fourth-generation DSPLL and
MultiSynth™ technologies to enable any-frequency clock generation and jitter
attenuation for applications requiring the highest level of jitter performance. These
devices are programmable via a serial interface with in-circuit programmable non-
volatile memory (NVM) so they always power up with a known frequency configuration.
They support free-run, synchronous, and holdover modes of operation, and offer both
automatic and manual input clock switching. The loop filter is fully integrated on-chip,
eliminating the risk of noise coupling associated with discrete solutions. Further, the
jitter attenuation bandwidth is digitally programmable, providing jitter performance
optimization at the application level. Programming the Si5345/44/42 is easy with
Silicon Labs’
ClockBuilderPro
software. Factory preprogrammed devices are also
available.
NVM
I
2
C/SPI
Control/
Status
÷INT
÷INT
÷INT
÷INT
Si5345
Preliminary Rev. 0.95 3/15
Copyright © 2015 by Silicon Laboratories
Si5345/44/42
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
I developed an LED clock using a single-chip microcomputer. How long can the battery last?
If I use a single-chip microcomputer to develop an LED clock that tells time at each destination, how long do I think such a clock can last using two Nanfu batteries?...
dsp_comm MCU
【Xilinx event recommendation】Find the "X" photography competition near you
As the inventor of FPGA, one of Xilinx's visions is that "FPGA will be in every electronic product in the future". Industries, universities, research institutes, laboratories; communications, medical ...
maylove Robotics Development
Introducing a self-developed USB to MIDI chip - USB3125
[b][color=#5e7384]This content is originally created by [size=3]492783060[/size], a netizen of EEWORLD forum. If you need to reprint or use it for commercial purposes, you must obtain the author's con...
492783060 Discrete Device
Can I find the 2410 sd driver module on the Samsung official website?
http://www.minigui.org/cgi-bin/lb5000/topic.cgi?forum=28&topic=266 I have a sentence on this link: The 2410 sd driver module provided by Samsung is really slow. I can't find the 2410 sd card driver mo...
huh1012 Embedded System
Two ways to express synchronous reset in VHDL
1. PROCESS(Clk)BEGINIF (RST='1') THENNULL;ELSIF CLK'EVENT AND CLK='1' THENNULL;END IF;END PROCESS; 2. PROCESS(Clk,Rst)BEGINIF (RST='1') THENNULL;ELSIF CLK'EVENT AND CLK='1' THENNULL;END IF;END PROCESS...
eeleader FPGA/CPLD
[Understanding of FSM finite state machine of LSM6DSOX]--Introduction to state machine
[i=s]This post was last edited by justd0 on 2020-4-23 11:45[/i]I have read the relevant content of LSM6DSOX 's finite state machine these days . I was confused at the beginning, but now I understand i...
justd0 ST MEMS Sensor Creative Design Competition

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2754  1064  1402  1349  1003  56  22  29  28  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号