ZL30792
IEEE 1588 & Synchronous Ethernet
Packet Clock Network Synchronizer
Product Brief
August 2019
Features
•
Two DPLL Channels
•
Packet and/or physical-layer frequency, phase
and time synchronization
•
Physical-layer compliance with ITU-T G.8262,
G.8262.1, G.813, G.812, Telcordia GR-1244,
GR-253
•
Packet-timing compliance with ITU-T G.8261,
G.8263, G.8273.2 (class A,B,C&D), G.8273.4
•
Enables 5G wireless applications with sub-
100ns time/phase alignment requirements
•
Programmable bandwidth, 0.1mHz to 470Hz
•
Hitless reference switching and mode switching
•
High-resolution holdover averaging
•
Programmable phase slope limit for transients,
downto 1 ns/s
•
Per-DPLL phase adjustment, 1ps resolution
•
Input Clocks
•
Accepts up to 10 differential or CMOS inputs
•
Any input frequency from 0.5Hz to 900MHz
•
Per-input activity and frequency monitoring
•
Automatic or manual reference switching
•
Fast lock to 1 PPS input, <30 seconds
•
Any input can be a 1PPS SYNC input for
REF+SYNC frequency/phase/time locking
•
Any input can be a clock with embedded 1PPS
•
Per-input phase adjustment, 1ps resolution
•
Output Clock Frequency Generation
•
Any output frequency from <0.5Hz to 1045MHz
(180MHz max for Synth0)
•
High-resolution fractional frequency conversion
with 0ppm error
•
Synthesizers 1 & 2 have integer and fractional
dividers to make a total of 5 frequency families
•
Output jitter from Synths 1 & 2 is <0.3ps RMS
•
Output jitter from fractional dividers is typically
< 1ps RMS, many frequencies <0.5ps RMS
•
Each HPOUTP/N pair can be LVDS, LVPECL,
HCSL, 2xCMOS, HSTL or programable diff.
•
Four output banks each with VDDO pin; CMOS
output voltages from 1.5V to 3.3V
•
Per-synthesizer phase adjust, 1ps resolution
1
Microsemi Confidential
Ordering Information
ZL30792LFG7 2-Channel 80-lead LGA Trays
ZL30792LFF7 2-Channel 80-lead LGA Tape&Reel
NiAu (Pb-free)
Package size: 11 x 11 mm
-40
C to +85
C
•
Per-output programmable duty cycle
•
Precise output alignment circuitry and per-
output phase adjustment
•
Per-output enable/disable and glitchless
start/stop (stop high or low)
•
Local Oscillator
•
Operates from a single TCXO or OCXO: 23.75-
25MHz, 47.5-50MHz, 114.285-125MHz
•
Very-low-jitter applications can connect a TCXO
or OCXO as the stability reference and a low-
jitter XO as the jitter reference
•
General Features
•
Automatic self-configuration at power-up from
internal Flash memory
•
Input-to-output alignment <2ns
•
Internal compensation (1ppt) for local oscillator
frequency error in DPLLs and input monitors
•
Numerically controlled oscillator behavior in
each DPLL and each fractional output divider
•
Programmable Time of Day counters
•
Easy-to-configure design requires no external
VCXO or loop filter components
•
7 GPIO pins with many possible behaviors
•
SPI or I
2
C processor Interface
•
1.8V and 3.3V core VDD voltages
•
Power: 1.3W for 2 inputs, 1 synth, 6 LVDS out
•
Easy-to-use evaluation/programming software
•
Factory programmable power-up configuration
Applications
•
•
Central system timing ICs for SyncE and/or
IEEE 1588, SONET/SDH, OTN, wireless base
station and other carrier-grade systems
G.8262/813 EEC/SEC, Telcordia Stratum 2-4
Copyright 2019. Microsemi Corporation. All Rights Reserved.
ZL30792
Product Brief
1. Block Diagram
PACKET_REF[2:0]
REF0P
REF0N
REF1P
REF1N
REF2P
REF2N
REF3P
REF3N
REF4P
REF4N
Register A ccess
One Diff / Two
Single-Ended
One Diff / Two
Single-Ended
One Diff / Two
Single-Ended
One Diff / Two
Single-Ended
One Diff / Two
Single-Ended
Reference Monitors
& State Machines
DPLL0
GP Synthesizer 0
general purpose
DIV
DIV
GPOUT0
GPOUT1
IntDiv
DIV
DIV
DIV
DIV
DPLL1
HP Synthesizer 1
low-jitte r
HPOUT0P
HPOUT0N
HPOUT1P
HPOUT1N
HPOUT2P
HPOUT2N
FracDiv
IntDiv
HP Synthesizer 2
low-jitte r
FracDiv
HPOUT3P
HPOUT3N
HPOUT4P
HPOUT4N
HPOUT5P
HPOUT5N
HPOUT6P
HPOUT6N
HPOUT7P
HPOUT7N
DIV
DIV
DIV
Microprocessor Port
SPI or I2C I/F & GPIO Pins
Master
Clock
XO
Optional x2
DIV
MCLKIN_P
CS_B_ASEL0
SO_ASEL1
MCLKIN_N
GPIO[8:0]
SCK_SCL
SRST_B
SI_SDA
RST_B
OSCI
Figure 1 - Functional Block Diagram
2. Application Example
Control info from
IEEE 1588 algorithm
TCXO
BITS/SSU
GPS (1PPS)
OSCO
DPLL0
1588
25MHz
Synth0
1588 Clock and PPS
1 PPS or clock w/ embedded PPS
2x 156.25MHz
2x 125MHz
155.52MHz, 161.1328125MHz
or other frequency
DPLL1
SyncE
Synth1
SyncE signals to
system components
Line
Extracted
Clocks[7:0]
Synth2
125MHz
25MHz
1 PPS
Additional
1588 signals to
system components
Figure 2 - Synchronous Ethernet and IEEE 1588 Central Timing Application
2
Microsemi Confidential
ZL30792
Product Brief
3. Detailed Features
3.1
Input Block Features
•
•
•
•
•
•
•
•
•
•
•
•
Ten input reference pins; each can accept a CMOS signal or the POS side of a differential pair; or two
can be paired to accept both sides of a differential pair (see
Error! Reference source not found.)
Any input can be a SYNC signal for REF+SYNC frequency/phase/time locking
Any input can be a clock signal with embedded PPS signal (duty cycle distortion indicates PPS location)
Input clocks can be any frequency from 0.5Hz up to 900MHz (180MHz max for CMOS inputs)
Supported telecom frequencies include PDH, SDH, Synchronous Ethernet, OTN, wireless
Inputs constantly monitored by programmable frequency and single-cycle monitors
Single-cycle monitor can quickly disqualify a reference when measured period is incorrect
Frequency measurement (ppb or Hz) and monitoring (coarse, fine, and frequency-step monitors)
Optional input clock invalidation on GPIO assertion to react to LOS signals from PHYs
Input-to-input phase measurement, 1ps resolution
Input-to-DPLL phase measurement, 1ps resolution
Per-input phase adjustment, 1ps resolution
Two full-featured DPLLs
Very high-resolution DPLL architecture
State machine automatically transitions among freerun, tracking and holdover states
Revertive or nonrevertive reference selection algorithm
Programmable bandwidth from 0.1mHz to 470Hz
Less than 0.1dB gain peaking
Fast frequency/phase/time lock capability for 1PPS or clock+1PPS input references
Programmable phase-slope limiting (PSL)
Programmable frequency rate-of-change limiting (FCL)
Programmable tracking range (i.e. hold-in range)
Truly hitless reference switching and mode switching
•
Physical-to-physical reference switching
•
Physical-to-packet reference switching
•
Packet-to-physical reference switching
•
Packet-to-packet reference switching
Per-DPLL phase adjustment, 1ps resolution
High-resolution frequency and phase measurement
Fast detection of input clock failure and transition to holdover mode
High-resolution holdover frequency averaging, better than 0.01ppb when using <10mHz filter
Time-of-Day registers: 48-bit seconds, 32-bit nanoseconds, writeable on input PPS edge
Any-to-any frequency conversion with 0ppm error
Two low-jitter synthesizers (Synth1, Synth2) with very high-resolution fractional scaling (i.e. non-integer
multiplication)
Two output dividers per low-jitter synthesizer: one integer (4 to 15 plus half divides 4.5 to 7.5) and one
40-bit fractional
One general-purpose synthesizer (Synth0)
A total of five output frequency families
Easy-to-configure, completely encapsulated design requires no external VCXO or loop filter
components
Up to 16 single-ended outputs (up to 8 differential outputs) from Synth1 and Synth2
Each output can be one differential output or two CMOS outputs
Output clocks can be any frequency from 1Hz to 1045MHz (250MHz max for CMOS and HSTL outputs)
3.2
DPLL Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
3.3
Synthesizer Features
•
•
•
•
•
•
3.4
Low-Jitter Output Clock Features
•
•
•
3
Microsemi Confidential
ZL30792
•
•
•
•
•
•
•
•
•
•
•
•
•
Product Brief
Output jitter from Synth1 and Synth2 integer dividers is <0.3ps RMS
Output jitter from fractional dividers is <1ps RMS, many frequencies <0.5ps RMS
In CMOS mode, the HPOUTxN frequency can be an integer divisor of the HPOUTxP frequency
(Example 1: HPOUT3P 125MHz, HPOUT3N 25MHz. Example 2: HPOUT2P 25MHz, HPOUT2N 1Hz)
Outputs directly interface (DC coupled) with LVDS, LVPECL, HSTL, HCSL and CMOS components
Supported telecom frequencies include PDH, SDH, Synchronous Ethernet, OTN
Can produce clock frequencies for microprocessors, ASICs, FPGAs and other components
Can produce PCIe clocks
Sophisticated output-to-output phase alignment
Per-synthesizer phase adjustment, 1ps resolution
Per-output phase adjustment
Per-output duty cycle / pulse width configuration
Per-output enable/disable
Per-output glitchless start/stop (stop high or low)
Two CMOS outputs from Synth0
Any frequency from 0.5Hz to 180MHz
Output jitter is typically 20-30ps
Useful for applications where the component or system receiving the signal has low bandwidth such as
a central timing IC
Can output a clock signal with embedded PPS (ePPS) (duty cycle distortion indicates PPS location)
Operates from a single TCXO or OCXO. Acceptable frequencies: 23.75MHz to 25MHz, 47.5MHz to
50MHz, 114.285MHz to 125MHz. Best jitter:
48MHz.
Very-low-jitter applications can connect a TCXO or OCXO (any frequency, any output jitter) as the
stability reference and a low-cost low-jitter XO as the jitter reference
This ability to have separate jitter and stability references greatly reduces the cost of the TCXO or
OCXO (no jitter requirement, no high-frequency-requirement) and allows reuse of already-qualified
TCXO and OCXO components
Automatic self-configuration at power-up from internal Flash memory
Input-to-output alignment <200ps with external feedback
Fast REF+SYNC locking for frequency and 1PPS phase alignment with lower-cost oscillator
Generates output SYNC signals: 1PPS (IEEE 1588), 2kHz or 8kHz (SONET/SDH) or other frequency
JESD204B clocking: device clock and SYSREF signal generation with skew adjustment
Internal compensation for local oscillator frequency error in DPLLs and input monitors, 1ppt resolution
Numerically controlled oscillator (NCO) behavior allows system software to steer DPLL frequency or
fractional output divider frequency with resolution better than 0.005ppt
Spread-spectrum modulation available in each fractional output divider (PCIe compliant)
Seven general-purpose I/O pins each with many possible status and control options
SPI or I
2
C serial microprocessor interface
3.5
General-Purpose Output Clock Features
•
•
•
•
•
3.6
Local Oscillator
•
•
•
3.7
General Features
•
•
•
•
•
•
•
•
•
•
3.8
Evaluation Software
•
•
•
•
•
•
Simple, intuitive Windows-based graphical user interface
Supports all device features and register fields
Makes lab evaluation of the device quick and easy
Generates configuration scripts to be stored in internal Flash memory
Generates full or partial configuration scripts to be run on a system processor
Works with or without an evaluation board
4
Microsemi Confidential
ZL30792
Product Brief
4. Software Features
The following figure shows the Time Synchronization Algorithm system environment. The subsections below list the
features of the Time Synchronization Algorithm.
Host Processor
Application Layer
Control, Configuration, Stats & Alarms
Packet
Network
Microsemi
Ethernet
MAC & PHY
(Timestamp)
Microsemi
PLL
Transport
Layer
Protocols
Microsemi
ZLS30390
IEEE 1588-2008
Protocol Engine
Microsemi
ZLS30380
Time Sync
Algorithm
SyncE/
Stratum 3/
GNSS/
IEEE 1588
Clock
PPS
Operating System
Timestamp Reference Clock
4.1
Time Synchronization Algorithm
The Time Synchronization Algorithm is responsible to accurately synchronize the local clock to a selected Server.
The Time Synchronization Algorithm is synchronizing the Client to the Server to meet a variety of specifications or
applications related to frequency accuracy (FFO), frequency (MTIE, TDEV), phase (1 Hz or 1PPS) and time (UTC
& GNSS/GPS).
The Time Synchronization Algorithm can run on a variety of host processor architectures, whether embedded into
an SoC or on a dedicated small scale CPU (such as Microsemi’s SmartFusion2 SoC FPGA). The Time
Synchronization Algorithm will interconnect with a wide array of software-programmable clock generators (such as
Microsemi’s Network Synchronizer PLLs), protocol engines (such as Microsemi’s ZLS30390 IEEE 1588-2008
Protocol Engine) and underlying Ethernet MACs and PHYs that perform hardware timestamping.
4.2
•
•
•
•
End Application Target Performance
Frequency offset accuracy performance for GSM, WCDMA-FDD, LTE-FDD femtocell, small cell
(residential, urban, rural, enterprise), picocell and macrocell applications, with target performance less than
± 15 ppb
Frequency performance for ITU-T G.823 and G.824 synchronization interface, as well as G.8261 PNT
EEC, PNT PEC and CES interface specifications
Phase Synchronization performance for WCDMA-TDD, Mobile WiMAX, TD-SCDMA, CDMA2000, LTE-
TDD, LTE-A, LTE-A Pro and 5G NR femtocell, small cell (residential, urban, rural, enterprise), picocell and
macrocell applications with target performance less than ± 1
s
phase alignment
Time Synchronization for TAI, UTC-traceability and GNSS/GPS replacement
The Time Synchronization Algorithm is suitable for many end application targets, including:
4.3
•
•
•
•
Packet Networks
ITU-T G.8261 Appendix VI
ITU-T G.8261.1 network limit compliant
ITU-T G.8271.1 network limit compliant without SyncE
ITU-T G.8271.2 network limit compliant
5
Microsemi Confidential
The Time Synchronization Algorithm is suitable for high performance over a variety of packet networks including:
京公网安备 11010802033920号
EEWORLD
