ICS9169CJ-27 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > ICS9169CJ-27

Preview

ICS9169CJ-27: DescriptionFrequency Generator for Pentium Based Systems; File Size421KB，8 Pages; ManufacturerICS ( IDT ); Websitehttp://www.icst.com

Download Datasheet Compare View All

ICS9169CJ-27 Overview

Frequency Generator for Pentium Based Systems

Preview

Download Datasheet

View All

Integrated

Circuit

Systems, Inc.

ICS9169C-27

Frequency Generator for Pentium Based Systems

General Description

The

ICS9169C-27

is a low-cost frequency generator

designed specifically for Pentium based chip set systems.

The integrated buffer minimizes skew and provides all the

clocks required. A 14.318 MHz XTAL oscillator provides

the reference clock to generate standard Pentium

frequencies. The CPU clock makes gradual frequency

transitions without violating the PLL timing of internal

microprocessor clock multipliers.

Twelve CPU clock outputs provide sufficient clocks for the

CPU, chip set, memory and up to two DIMM connectors (with

four clocks to each DIMM). Either synchronous(CPU/2) or

asynchronous (32 MHz) PCI bus operation can be selected

by latching data on the BSEL input

Features

Twelve selectable CPU clocks operate up to 83.3MHz

Maximum CPU jitter of ± 200ps

Six BUS clocks support sync or async bus operation

250ps skew window for CPU outputs, 500ps skew

window for BUS outputs

CPU clocks BUS clocks skew 1-4ns (CPU early)

Integrated buffer outputs drive up to 30pF loads

3.0V - 3.7V supply range, CPU(1:6) outputs 2.5V(2.375-

2.62V) VDD option

32-pin SOIC/SOJ package

Logic inputs latched at Power-On for frequency selection

saving pins as Input/Output

48 MHz clock for USB support and 24 MHz clock for FD.

Block Diagram

Pin Configuration

32-Pin SOIC/SOJ

3.3V±10%, 0-70

Crystal (X1, X2) = 14.31818 MHz

ADDRESS

SELECT

FS2 FS1 FS0

CPU(1:12)

(MHz)

66.6

REF/2

83.3

Tristate

BUS (1:6)MHz

48MHz

BSEL=1

33.3

REF/4

27.5

37.5

41.7

Tristate

BSEL=0

REF/3

Tristate

24MHz

REF

Functionality

VDD Groups:

VDD = X1, X2, REF/BSEL

VDDC1 = CPU1-6

VDDC2 = CPU7-12 & PLL Core

VDDB = BUS1-6

VDDF = 48/24 MHz

Latched Inputs:

L1 = BSEL

L2 = FS0

L3 = FS1

L4 = FS2

9169C-27 Rev C 04/16/98

REF

REF/2

REF/4

REF

Tristate Tristate Tristate

Pentium is a trademark on Intel Corporation.

ICS reserves the right to make changes in the device data identified in this publication

without further notice. ICS advises its customers to obtain the latest version of all

device data to verify that any information being relied upon by the customer is current

and accurate.

ICS9169CJ-27 Related Products

	ICS9169CJ-27	ICS9169C-27	ICS9169CM-27
Description	Frequency Generator for Pentium Based Systems	Frequency Generator for Pentium Based Systems	Frequency Generator for Pentium Based Systems

Recommended Resources

Share some tips to improve battery safety and accuracy

Mains undervoltage and overvoltage protection circuit three

Circuit diagram of a touch switch that uses hum sound from transmission lines

Dual time constant tone decoder

Ordinary thyristor three-phase control circuit

Computer motherboard circuit diagram 820 2_09

Want to develop a simple digital recording/player: I need one AA battery for power. Recording time is 500 seconds. LCD displays English and numbers. I want to use ATMEL MEGA48V+SPI FLASH+LCM for some buttons. Plus DC/DC. Is there any cheap and easy wa...; mz6605 Embedded System

How to change the transmit power of CC2530, how to configure CC2530+CC2591 in software: I am a beginner and want to test the communication distance of the module, but the default value in the program is 0dB. How can I configure it to increase the communication distance? There is another ...; freebird_sp RF/Wirelessly

"Creative Lantern Design": Hello everyone! I downloaded the article "Creative Design of Colored Lights" from CNKI and found the following circuit, but after I made the circuit, it didn't vibrate? Is there something wrong with t...; xfh168168 Analog electronics

[NUCLEO-L452RE review] coremark running score: [i=s]This post was last edited by zhanghuichun on 2017-6-17 23:36[/i] [b][color=#5E7384]This content was originally created by EEWORLD forum user [size=3]zhanghuichun[/size]. If you want to reprint or...; zhanghuichun stm32/stm8

Installing the network card driver in Linux operating system: Copy the network card driver to the floppy disk. Create an empty directory under /tmp of Linux, and then copy the driver on the floppy disk to this empty directory. Unzip: #tar zxvf r1000_v1.05.tgz (t...; eenginet Linux and Android

The principle of phase-locked loop frequency control: The principle of phase-locked loop frequency controlPhase-locked loop frequency automatic tracking-------Use the phase-locked loop to ensure that it works at the desired frequency pointHow do you unde...; QWE4562009 Discrete Device

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components