EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS9248yF-135-T

Description
Frequency Generator & Integrated Buffers for Celeron & PII/III⑩& K6
File Size183KB,15 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Compare View All

ICS9248yF-135-T Overview

Frequency Generator & Integrated Buffers for Celeron & PII/III⑩& K6

Integrated
Circuit
Systems, Inc.
ICS9248-135
Frequency Generator & Integrated Buffers for Celeron & PII/III™& K6
Recommended Application:
Motherboard Single chip clock solution for SIS540,
SIS630 Pentium II/III and K6 chipsets.
Output Features:
3- CPUs @ 2.5/3.3V, up to 166MHz.
10 - SDRAM @ 3.3V, up to 166MHz
including 2 SDRAM_F's
7- PCI @3.3V,
1- 48MHz, @3.3V fixed.
1- 24/48MHz, @3.3V selectable by I
2
C
(Default is 24MHz).
2- REF @3.3V, 14.318MHz.
Features:
Up to 166MHz frequency support
Support FS0-FS3 trapping status bit for I
2
C read back.
Support power management: CPU, PCI, SDRAM stop
and Power down Mode form I
2
C programming.
Spread spectrum for EMI control (0 to -0.5%, ± 0.25%).
FS0, FS1, FS3 must have a internal 120K pull-Down
to GND.
Uses external 14.318MHz crystal
Skew Specifications:
CPU - CPU: < 175ps
SDRAM - SDRAM < 250ps
PCI - PCI: < 500ps
CPU - SDRAM: < 500ps
CPU (early) - PCI: 1-4ns (typ. 2ns)
Pin Configuration
VDDREF
1
* REF0/FS3
GNDREF
X1
X2
VDDPCI
*PCICLK_F/FS1
*PCICLK1/FS2
PCICLK2
GNDPCI
PCICLK3
PCICLK4
PCICLK5
PCICLK6
VDD
GND
SDRAM_STOP#
**PD#
VDD
CPU_STOP#
PCI_STOP#
GND
SDATA
SCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
REF1
VDDLCPU
CPUCLK_F
CPUCLK1
GNDL
CPUCLK2
VDD
SDRAM_F1
SDRAM_F0
GND
SDRAM7
SDRAM6
VDD
SDRAM5
SDRAM4
GND
SDRAM3
SDRAM2
VDD
SDRAM1
SDRAM0
VDD
1
48MHz/FS0*
24_48MHz/CPU2.5_3.3#*
48-Pin 300mil SSOP
* These inputs have a 120K pull down to GND.
** These inputs have a 120K pullup to VDD.
1 These are double strength.
Functionality
Block Diagram
FS3
PLL2
/2
X1
X2
XTAL
OSC
PLL1
Spread
Spectrum
48MHz
24_48MHz
ICS9248-135
CPU
(MHz)
66.6
100.0
150.0
133.3
66.8
100.0
100.0
133.3
66.8
97.0
70.0
95.0
95.0
112.0
97.0
96.2
FS2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
FS1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
FS0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
2
REF[1:0]
CPU
DIVDER
Stop
2
CPUCLK [2:1]
CPUCLK_F
SDRAM
DIVDER
Stop
8
SDRAM [7:0]
SDRAM_F [1:0]
CPU2.5_3.3#
SDATA
SCLK
FS[3:0]
PD#
PCI_STOP#
CPU_STOP#
SDRAM_STOP#
Config.
Reg.
Control
Logic
PCI
DIVDER
Stop
6
2
PCICLK [6:1]
PCICLK_F
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
SDRAM
(MHz)
100.0
100.0
100.0
100.0
133.6
133.3
150.0
133.3
66.8
97.0
105.0
95.0
126.7
112.0
129.3
96.2
PCICLK
(MHz)
33.3
33.3
37.5
33.3
33.4
33.3
37.5
33.3
33.4
32.3
35.0
31.7
31.7
37.3
32.2
32.1
9248-135 Rev A 1/16/01
Third party brands and names are the property of their respective owners.
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.

ICS9248yF-135-T Related Products

ICS9248yF-135-T ICS9248-135
Description Frequency Generator & Integrated Buffers for Celeron & PII/III⑩& K6 Frequency Generator & Integrated Buffers for Celeron & PII/III⑩& K6
Structure member passing problem
#include #include #includetypedef unsigned char uint8_t; typedef struct { char chip; unsigned int addr; int addr_length; void *buffer; unsigned int length; } twi_package_t; unsigned char i2c_addresses...
x700xt Embedded System
PB ERROR: only 4K page alignments supported at this time, found in..
As the title says, I added the file of Mengtian input method to the PB Release directory, and after making image, an error message popped up: ERROR: only 4K page aligements supported at this time, fou...
bjgsxf Embedded System
Water level control circuit made using SW08 water level switch
This circuit uses two inductive water level sensors (model SW08) as the core to build a water level control system.The SW08 water level sensor is an external water level sensor. It is directly attache...
SJ13416037215 Creative Market
1:4 atomic bomb model 3D printing assembly [spraying completed] welcome to criticize
[i=s]This post was last edited by cardin6 on 2019-11-13 21:53[/i]I took some time to do something relatively small.Link: https://pan.baidu.com/s/1LMcA3JyCWqqrYWnUa028KwExtraction code: l0u3Let's make ...
cardin6 Creative Market
Does anyone have a routine for using FIFO and interrupts with I2C or SPI?
I have read many places and found that I2C and SPI applications all use API DataGet/DataSet to wait for sending and receiving. This waiting method is very inefficient. Does anyone have a routine using...
heich_tech Microcontroller MCU
How to configure the 16-bit input falling edge capture mode of the LM3S9B92 timer?
[align=left]Can anyone tell me what is wrong with my code configuration? The code is configured completely according to the configuration steps on the datasheet, but the falling edge capture mode cann...
梦归魂 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 702  1793  2625  2345  2664  15  37  53  48  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号