530SA158M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530SA158M000DG

530SA158M000DG: DescriptionLVDS Output Clock Oscillator, 158MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SA158M000DG Overview

LVDS Output Clock Oscillator, 158MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SA158M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	158 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

One of the automatic control circuits that only allows the motor to run in one direction

Meeting speech limited time reminder circuit

Sine wave generator circuit diagram composed of 555 circuit

Infrared sensor circuit

n divider composed of 4017B

Monolithic radio circuit

A Brief Discussion on Common EEPROM Chips in Automobiles: The common EEPROM chips in cars are classified by their interface methods, which are nothing more than I2C, Microwire, and SPI. However, each chip is divided into various capacity specifications. For ...; frozenviolet Automotive Electronics

Five clock sources and three clock signals of msp430: 【Note】DCOCLKDIV clock is obtained by dividing DCOCLK...; fish001 Microcontroller MCU

Internal constant current bias problem of op amp: (Brother, please help me quickly, I am waiting online). Take the most primitive op amp LM741. We know that its input stage bias is provided by a micro current source. There is one thing I can't figure...; HOVEM11 Analog electronics

Talk about CC1310 development environment: 1. Preparation 1. SDK version: simplelink_cc13x0_sdk_1_60_00_21 2. Development tools: IAR (Embedded Workbench 8.0_2) or CCS (Code Composer Studio 7.3.0) 3. Development board: CC1310 (Rev 1.4), CC1310F...; Jacktang RF/Wirelessly

EVC Problems EVC reads text data line by line.: EVC problem EVC reads text data line by line. How to read out the text data 123AAA 456bbb line by line? EVC does not support fstream iostream...; loveyahoo Embedded System

Electronic perpetual calendar with multi-digit display made by AT89C2051: [align=left][font=宋体][size=16.0pt]Multi-digit electronic perpetual calendar made with[/size][/font][size=16.0pt]AT89C2051[/size][font=宋体][size=16.0pt]265095[/attach][/align][align=left][/align]...; yjtyjt 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components