531QC666M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531QC666M000DGR

531QC666M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 666MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QC666M000DGR Overview

CMOS/TTL Output Clock Oscillator, 666MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QC666M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	666 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TN-S power supply mode circuit

STK078-105 audio IC circuit diagram

Turn short circuit detector circuit

Low noise amplifier circuit composed of ordinary operational amplifier

AC Mains Humidity Measurement Circuit

Computer motherboard circuit diagram 815 5_09

Which sensor to choose?: It is used in high temperature (boiling water) salt water, and requires salt corrosion resistance. It can detect the water level change of 2 to 7 cm. The total water depth in the test box is 2 to 20 c...; yhao Sensor

Problem with the start address of SDRAM W9825G6KH: [backcolor=rgb(222, 240, 251)]I bought a STM32F767 development board, which has an SDRAM W9825G6KH. [/backcolor] [backcolor=rgb(222, 240, 251)]The schematic diagram is as follows: [/backcolor][table=9...; chenbingjy stm32/stm8

How to connect the pull-up resistor?: In the figure, R1 and R2 are pull-up resistors, and PIC is connected to the IO port of the microcontroller. I would like to ask which connection method is better? What are the advantages of each?...; cy15880085090 Microchip MCU

The difference between in-phase amplification and inverting amplification: [color=#323e32][backcolor=white][size=3]Integrated operational amplifiers can be connected for both in-phase and inverting amplification. So is it better to use in-phase or inverting amplification? ? ...; fish001 Analogue and Mixed Signal

TMS320F28027 fellow exchange: I am learning TMS320F28027, and I hope to find people who can learn and develop together, communicate and make progress together. I hope to get your help. My QQ is 512802165...; chinaping Microcontroller MCU

Zstack learning experience: Which operations will trigger the SYS_EVENT_MSG event?: What operations trigger SYS_EVENT_MSG events? (ZStack-CC2530-2.3.0-1.4.0) 1) osal_msg_send, message transmission between tasks, the target of the event is the task receiving the message 2) osal_msg_re...; kata RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components