EEWORLDEEWORLDEEWORLD

Part Number

Search

501CCCM032000DAG

Description
LVCMOS Output Clock Oscillator, 0.032MHz Nom, DFN-4
CategoryPassive components    oscillator   
File Size505KB,7 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

501CCCM032000DAG Overview

LVCMOS Output Clock Oscillator, 0.032MHz Nom, DFN-4

501CCCM032000DAG Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresENABLE/DISABLE FUNCTION; TAPE
maximum descent time1.6 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency0.032 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size2.5mm x 2.0mm x 0.9mm
longest rise time1.6 ns
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGOLD OVER NICKEL
Base Number Matches1
Si501/2/3/4
LVCMOS CMEMS Programmable Oscillator Series
Description
The Si501/2/3/4 CMEMS programmable oscillator series combines
standard CMOS + MEMS in a single, monolithic IC to provide high-quality
and high-reliability oscillators. Each device is specified for guaranteed
performance across voltage, process, temperature, shock, vibration and
aging for 10 years. More information on CMEMS available at
www.silabs.com/cmems.
Applications:
General purpose microcontrollers, industrial control, IP
cameras, surveillance systems, metering, home and office automation,
security systems, sleep clocking, 10/100 Ethernet/EtherCAT, SPI, SAS3.0 /
SATA3.0, PCIe ref clock, NVMe, HDD, SSD, hybrid storage, DDR3/3L,
USB2.0, USB OTG/2.0, M2M, HDMI
Not recommended:
Wi-Fi, Bluetooth, USB 3.0, Gigabit Ethernet
®
Features
Any frequency oscillator from 32 kHz to 100 MHz
o
Contact Silicon Labs Marketing for frequencies above
100 MHz
Frequency stability: ±20/±30/±50 ppm including 10-year
aging
-20 to +70 °C: Extended Commercial
-40 to +85 °C: Industrial
Highly configurable: low power vs. low jitter, frequency, F
STAB
,
T
R
/T
F
, V
DD
, OE/FS functionality (see ordering guide below)
In-circuit programmable via C1D 1-pin interface (Si504)
Seamless V
DD
from +1.71 to +3.63 V
Low period jitter mode / low power mode
Glitchless start and stop
RoHS compliant, Pb-free
Product Selector Guide
Part
Number
Si501
Si502
Si503
Si504
Description
Single frequency
Dual frequency
Quad frequency
Programmable for any
supported frequency
or configuration
Control
OE
FS/OE
FS
C1D 1-pin interface
(see Si504 data sheet
for details)
Pin-out
Pin 4
VDD
Pin 3
CLK
Pin Description
Pin
Number
1
Description
FS = Frequency Select
OE = Output Enable
C1D = Single wire interface
GND = Ground
CLK = Clock out
VDD = Power Supply
Pin 1
FS/OE/C1D
Pin 2
GND
(top view)
2
3
4
Ordering Guide
VDD
A
B
C
D
E
F
G
H
J
K
L
M
N
P
1.7-3.6
3.3V
2.5V
1.8V
1.7-3.6
1.7-3.6
1.7-3.6
1.7-3.6
3.3V
2.5V
1.8V
1.7-3.6
1.7-3.6
1.7-3.6
TYP
Jitter vs
T
R
/T
F
Power
0.7 ns
1
1.3 ns
2
1.3 ns
2
Low
1.3 ns
2
Power
3 ns
3
5 ns
3
8 ns
3
0.7 ns
1
1.3 ns
2
1.3 ns
2
1.3 ns
2
Low Jitter
3 ns
3
5 ns
3
8 ns
3
Description
Single frequency
Dual frequency
Quad frequency
Any frequency
501
OE
OE
Internal
High
Low Pull Resistor
Stop
Enable Doze
Pull-Up
Sleep
Stop
Doze Enable Pull-Down
Sleep
Stop
Enable Doze
Sleep
None
Stop
Doze Enable
Sleep
502
6
OE
Low
Stop
Doze
Sleep
Stop
Doze
Sleep
Internal
Pull Resistor
Pull-Up
A
B
C
D
E
F
G
H
J
K
L
M
A
B
C
D
E
F
A
B
None
504 only
5
Maximum F
OUT
A
B
0.032 – 80 MHz
0.032 – 100 MHz
Temp
Range
F
-20 to 70 °C
G
-40 to 85 °C
503
Pull-Up
None
504
Pull-Up only
A
OPN
Prefix
501
502
503
504
50X
-
-
-
-
-
-
-
-
-
-
- A - R
Reel
R
Reel
Cut Tape
Package
Dimension
3.2 x 5 mm
4
2.5 x 3.2 mm
2 x 2.5 mm
ppm
A
B
C
± 50
± 30
± 20
Freq
OPN
Description
Code
Mxxxxxx
f
OUT
< 1 MHz
xMxxxxx
1 MHz ≤ f
OUT
< 10 MHz
501 only
xxMxxxx
10 MHz ≤ f
OUT
< 100 MHz
100M000
f
OUT
= 100 MHz
501/2/3/4 xxxxxx
Silicon Labs 6-digit code for 502/3/4, or >6-decimal freq on 501
B
C
D
Ordering Guide Notes:
1. Series termination resistor (R
S
– see Apps Circuits section) is recommended for this configuration.
2. Series termination resistor (R
S
) is not needed for this configuration. Output impedance is 50Ω for the indicated supply condition.
3. Series termination resistor (R
S
) is not needed for this configuration. Reduced EMI setting.
4. 3.2 x 5 mm package is delivered as 3.2 x 4 mm and accommodates the industry-standard 3.2 x 5 mm footprint.
5. Select option to support maximum anticipated frequency needed.
Revision 0.72
www.silabs.com/cmems
Copyright© 2013 by Silicon Labs
Si501/2/3/4 CMEMS Oscillator Series
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Switch usage
General form: [/color][/font][font=宋体][color=#000000]switch([/color][color=#000000]expression[/color][color=#000000])[/color][/font][font=宋体][color=#000000]{ [/color][/font][font=宋体][color=#000000] ca...
鸡蛋壳杂货铺 51mcu
About the clock division problem of LM3S development board
SysCtlClockSet(SYSCTL_SYSDIV_32 | SYSCTL_USE_OSC | SYSCTL_OSC_MAIN |SYSCTL_XTAL_16MHZ); Can the clock frequency selection in this function be written arbitrarily, or must it be written in the same MHz...
jayce123 Microcontroller MCU
Experts, MCU and MCU communication, no RX tx port line is needed
Dear experts: I have a question: There are two microcontrollers communicating, A and B, 51 series, and B also needs to communicate with a PC, so the RXD/TXD line of B cannot be used to communicate wit...
caibapaint Embedded System
Could someone please tell me why the 316 drive (IGBT) signal is protected and cannot be output?
Could someone please tell me why the 316 driver (IGBT) signal is protected and cannot be output? I used 316 to drive the IGBT and plugged in the components according to the circuit, but the output doe...
xiaofangzi Power technology
Energy-saving, high-performance 3G-SDI solution
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] It is a serial digital interface used to transmit uncompressed digital video signals. In the 1980s, SDI developed rapidly and it...
maker Mobile and portable
Xilinx: It’s great to have TSMC
Xilinx announced its latest 28nm FPGA technology on October 27, 2010. The new technology uses stacked silicon interconnects to package four FPGA chips in one chip, including logic, memory, serial tran...
天天谈芯 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1454  871  429  2423  1264  30  18  9  49  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号