EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT7202LA25XEB

Description
512 X 9 OTHER FIFO, 20 ns, CDIP28
Categorystorage   
File Size105KB,14 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT7202LA25XEB Overview

512 X 9 OTHER FIFO, 20 ns, CDIP28

IDT7202LA25XEB Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals28
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
maximum access time20 ns
Processing package description0.600 INCH, Ceramic, DIP-28
stateACTIVE
CraftsmanshipCMOS
packaging shapeRectangle
Package SizeIN-line
Terminal formTHROUGH-hole
Terminal spacing2.54 mm
terminal coatingtin lead
Terminal locationpair
Packaging MaterialsCeramic, Glass-SEALED
Temperature levelMILITARY
memory width9
organize512 × 9
storage density4608 deg
operating modeASYNCHRONOUS
Number of digits512 words
Number of digits512
cycle30 ns
Memory IC typeOther first in first out
CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9, 1K x 9
Integrated Device Technology, Inc.
IDT7200L
IDT7201LA
IDT7202LA
FEATURES:
First-In/First-Out dual-port memory
256 x 9 organization (IDT7200)
512 x 9 organization (IDT7201)
1K x 9 organization (IDT7202)
Low power consumption
— Active: 770mW (max.)
—Power-down: 2.75mW (max.)
Ultra high speed—12ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
Pin and functionally compatible with 720X family
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
High-performance CEMOS™ technology
Military product compliant to MIL-STD-883, Class B
Standard Military Drawing #5962-87531, 5962-89666,
5962-89863 and 5962-89536 are listed on this function
Industrial temperature range (-40oC to +85oC) is
available, tested to military electrical specifications
DESCRIPTION:
The IDT7200/7201/7202 are dual-port memories that load
and empty data on a first-in/first-out basis. The devices use
Full and Empty flags to prevent data overflow and underflow
and expansion logic to allow for unlimited expansion capability
in both word size and depth.
The reads and writes are internally sequential through the
use of ring pointers, with no address information required to
load and unload data. Data is toggled in and out of the devices
through the use of the Write (
W
) and Read (
R
) pins.
The devices utilizes a 9-bit wide data array to allow for
control and parity bits at the user’s option. This feature is
especially useful in data communications applications where
it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (
RT
) capability
that allows for reset of the read pointer to its initial position
when
RT
is pulsed low to allow for retransmission from the
beginning of data. A Half-Full Flag is available in the single
device mode and width expansion modes.
The IDT7200/7201/7202 are fabricated using IDT’s high-
speed CMOS technology. They are designed for those
applications requiring asynchronous and simultaneous read/
writes in multiprocessing and rate buffer applications. Military
grade product is manufactured in compliance with the latest
revision of MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
–D
8
)
W
WRITE
CONTROL
WRITE
POINTER
RAM
ARRAY
256 x 9
512 x 9
1024 x 9
READ
POINTER
R
READ
CONTROL
THREE-
STATE
BUFFERS
DATA OUTPUTS
(Q
0
–Q
8
)
RS
RESET
LOGIC
FLAG
LOGIC
EF
FF
XO
/
HF
FL
/
RT
XI
EXPANSION
LOGIC
2679 drw 01
The IDT logo is a trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996
Integrated Device Technology, Inc.
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
DECEMBER 1996
DSC-2679/7
5.03
1
What are the layout and routing constraints mentioned in FPGA design? Is it the timing constraint?
I think this question was asked to Teacher Xia in a forum. I'm bringing it here to let all the experts debate it so that we can understand this question thoroughly!...
eeleader FPGA/CPLD
Apply for a sample! Ti is awesome!
I plan to re-draw the peripherals of beaglebone, and I need a lot of Ti components! If I don't buy in bulk, it's hard to get an invoice! So I thought of applying on the Ti official website! I applied ...
anananjjj DSP and ARM Processors
Help with porting ad5941 to stm32f407
May I ask all the seniors Can anyone share the case of using ad5941 with stm32?...
阿宏 ADI Reference Circuit
Design of JPEG Image Compression Based on DSP
I. Introduction The JPEG algorithm is a digital image compression coding algorithm with the characteristics of high compression ratio and low distortion, and has been determined as an international st...
Jacktang DSP and ARM Processors
Telnet problem under vxworks
The target machine has a telnet server component, which is downloaded and run. The host (XP) can log in from DOS. However, if the RLOGIN/telnet password protection component is added, there is no resp...
less_than Real-time operating system RTOS
Where does the program run during 2407 hardware emulation?
I am a novice. I used to use an ad, which did not require hardware simulation. The program was directly downloaded to the program RAM through the serial port for debugging and running. Now when 2407 i...
ZUNZHONG Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2176  895  188  2291  529  44  19  4  47  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号