70T3539MS166BCG datasheet, PDF

Datasheet> All Categories > storage> storage> 70T3539MS166BCG

70T3539MS166BCG: DescriptionCABGA-256, Tray; Categorystorage storage; File Size629KB，27 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

70T3539MS166BCG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	70T3539MS166BCG	-	-	View	Buy Now

70T3539MS166BCG Overview

CABGA-256, Tray

70T3539MS166BCG Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	CABGA
package instruction	LBGA, BGA256,16X16,40
Contacts	256
Manufacturer packaging code	BCG256
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Samacsys Description	CHIP ARRAY BGA 17.0 X 1.7.0 MM X 1.0 MM
Maximum access time	12 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	S-PBGA-B256
JESD-609 code	e1
length	17 mm
memory density	18874368 bit
Memory IC Type	DUAL-PORT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of ports	2
Number of terminals	256
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA256,16X16,40
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	2.5,2.5/3.3 V
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum standby current	0.02 A
Minimum standby current	2.4 V
Maximum slew rate	0.9 mA
Maximum supply voltage (Vsup)	2.6 V
Minimum supply voltage (Vsup)	2.4 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	17 mm
Base Number Matches	1

Preview

Download Datasheet

View All

HIGH-SPEED 2.5V

512K x 36

SYNCHRONOUS

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

Features:

◆

70T3539M

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

High-speed data access

– Commercial: 3.6ns (166MHz)/4.2ns (133MHz)(max.)

– Industrial: 4.2ns (133MHz) (max.)

Selectable Pipelined or Flow-Through output mode

Counter enable and repeat features

Dual chip enables allow for depth expansion without

additional logic

Interrupt and Collision Detection Flags

Full synchronous operation on both ports

– 6ns cycle time, 166MHz operation (12Gbps bandwidth)

– Fast 3.6ns clock to data out

– 1.5ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 166MHz

◆

– Data input, address, byte enable and control registers

– Self-timed write allows fast cycle time

Separate byte controls for multiplexed bus and bus

matching compatibility

Dual Cycle Deselect (DCD) for Pipelined Output Mode

2.5V (±100mV) power supply for core

LVTTL compatible, selectable 3.3V (±150mV) or 2.5V

(±100mV) power supply for I/Os and control signals on

each port

Includes JTAG functionality

Industrial temperature range (-40°C to +85°C) is

available at 133MHz

Available in a 256-pin Ball Grid Array (BGA)

Green parts available, see ordering information

Functional Block Diagram

FT/PIPE

1/0

0a 1a

0b 1b

0c 1c

0d 1d

1d 0d

1c 0c

1b 0b

1a 0a

1/0

FT/PIPE

R/W

1/0

B B

0 1

L L

B B B

WWW

2 3 3

L L R

B B

1 0

R R

1/0

Dout0-8_L

Dout9-17_L

Dout18-26_L

Dout27-35_L

Dout0-8_R

Dout9-17_R

Dout18-26_R

Dout27-35_R

1d 0d 1c 0c 1b 0b 1a 0a

0a 1a 0b 1b 0c 1c 0d 1d

0/1

FT/PIPE

0/1

a bc d

dcba

512K x 36

MEMORY

ARRAY

I/O

- I/O

35L

Din_L

Din_R

I/O

- I/O

35R

CLK

18L

REPEAT

ADS

CNTEN

18R

CLK

Counter/

Address

Reg.

ADDR_L

ADDR_R

Counter/

Address

Reg.

REPEAT

ADS

CNTEN

TDI

TCK

TMS

TRST

0 L

CE1 L

INTERRUPT

COLLISION

DETECTION

LOGIC

0 R

CE1R

JTAG

TDO

COL

INT

COL

INT

(1)

CONTROL

LOGIC

(1)

5678 drw 01

NOTE:

1. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and

the sleep mode pins themselves (ZZx) are not affected during sleep mode.

JUNE 2019

DSC 5678/10

70T3539MS166BCG Related Products

	70T3539MS166BCG	70T3539MS133BC	70T3539MS133BCG	70T3539MS166BC8	70T3539MS133BCGI
Description	CABGA-256, Tray	CABGA-256, Tray	CABGA-256, Tray	CABGA-256, Reel	CABGA-256, Tray
Brand Name	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology
Is it lead-free?	Lead free	Contains lead	Lead free	Contains lead	Lead free
Is it Rohs certified?	conform to	incompatible	conform to	incompatible	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	CABGA	CABGA	CABGA	CABGA	CABGA
package instruction	LBGA, BGA256,16X16,40	LBGA, BGA256,16X16,40	BGA, BGA256,16X16,40	LBGA, BGA256,16X16,40	BGA, BGA256,16X16,40
Contacts	256	256	256	256	256
Manufacturer packaging code	BCG256	BC256	BCG256	BC256	BCG256
Reach Compliance Code	compliant	not_compliant	compliant	not_compliant	compliant
ECCN code	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A
Samacsys Description	CHIP ARRAY BGA 17.0 X 1.7.0 MM X 1.0 MM	CHIP ARRAY BGA 17.0 X 1.7.0 MM X 1.0 MM	CHIP ARRAY BGA 17.0 X 1.7.0 MM X 1.0 MM	CHIP ARRAY BGA 17.0 X 1.7.0 MM X 1.0 MM	CHIP ARRAY BGA 17.0 X 1.7.0 MM X 1.0 MM
Maximum access time	12 ns	15 ns	15 ns	12 ns	15 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE	FLOW-THROUGH OR PIPELINED ARCHITECTURE	FLOW-THROUGH OR PIPELINED ARCHITECTURE	FLOW-THROUGH OR PIPELINED ARCHITECTURE	FLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz	133 MHz	133 MHz	166 MHz	133 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256
JESD-609 code	e1	e0	e1	e0	e1
memory density	18874368 bit	18874368 bit	18874368 bit	18874368 bit	18874368 bit
Memory IC Type	DUAL-PORT SRAM	DUAL-PORT SRAM	APPLICATION SPECIFIC SRAM	DUAL-PORT SRAM	APPLICATION SPECIFIC SRAM
memory width	36	36	36	36	36
Humidity sensitivity level	3	3	3	3	3
Number of functions	1	1	1	1	1
Number of ports	2	2	2	2	2
Number of terminals	256	256	256	256	256
word count	524288 words	524288 words	524288 words	524288 words	524288 words
character code	512000	512000	512000	512000	512000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	85 °C
organize	512KX36	512KX36	512KX36	512KX36	512KX36
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LBGA	LBGA	BGA	LBGA	BGA
Encapsulate equivalent code	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	GRID ARRAY	GRID ARRAY, LOW PROFILE	GRID ARRAY
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	260	225	260	225	260
power supply	2.5,2.5/3.3 V	2.5,2.5/3.3 V	2.5,2.5/3.3 V	2.5,2.5/3.3 V	2.5,2.5/3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum standby current	0.02 A	0.02 A	0.02 A	0.02 A	0.025 A
Minimum standby current	2.4 V	2.4 V	2.4 V	2.4 V	2.4 V
Maximum slew rate	0.9 mA	0.74 mA	0.74 mA	0.9 mA	0.9 mA
Maximum supply voltage (Vsup)	2.6 V	2.6 V	2.6 V	2.6 V	2.6 V
Minimum supply voltage (Vsup)	2.4 V	2.4 V	2.4 V	2.4 V	2.4 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Lead (Sn63Pb37)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Lead (Sn63Pb37)	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL	BALL	BALL	BALL	BALL
Terminal pitch	1 mm	1 mm	1 mm	1 mm	1 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	30	20	30	20	30
Base Number Matches	1	1	1	1	1
length	17 mm	17 mm	-	17 mm	-
Maximum seat height	1.5 mm	1.7 mm	-	1.5 mm	-
width	17 mm	17 mm	-	17 mm	-

Recommended Resources

transistor audio mixer

Fuse blown sound and light alarm circuit 3

Feedback signal parallel synthesis

4 output stages (5V/6V/9V/12V) DC regulated power supply circuit diagram

Clever use of KD-28 as a karaoke muffler circuit diagram

The fifth video: CC2538 TinyOS collection, step by step to implement your CoAP application based on 6lowpan: [i=s] 本帖最后由 dan158185 于 2015-11-30 11:58 编辑 [/i][color=#333333]视频: 第五部视频：CC2538之TinyOS合辑，一步一步实现你的基于6lowpan的CoAP应用（ROLL路由）[/color] [media=x,500,375]http://v.youku.com/v_show/id_XMTM5OTU4MDM0NA==.html?f...; dan158185 RF/Wirelessly

How to completely crack OrCAD16.2 PSpice: I installed Orcad16.2 last year. After successfully cracking it, PSpice can do DC, AC, transient analysis, and temperature analysis, but it cannot do parameter analysis and Monte-Carlo analysis. I beg...; HHY55 Embedded System

Worship: lonely stark developed Plants vs. Zombies alone: I just saw lonely stark finally made news, and posted some of her web version of PVZ code~~ The unknown doer was finally dug out... applause! It seems that reporters are still good at gossiping, haha....; 忘记了是你 Embedded System

STM32F103 project of LPS33HW: For the project written by @CCss131, stm32f103 reads lps33hw data and prints it through the serial port Created with STM32CubeMX, based on NUCLEO-F103RB I don't have this board, @CCss131 you try it, i...; littleshrimp MEMS sensors

A short C program with a problem!!: A very simple program, compiles correctly, but runs with an error: CXX0030: Error: expression cannot be evaluated #includetypedef enum { aaa, bbb, ccc }test; typedef struct { int month; int day; int y...; ydyzz Embedded System

What is the role of RF simulation software in mobile phone design and debugging?: The purpose is to let the designer have some understanding of the product to be designed before implementing the design, have a certain understanding of some basic parameters, and master the parameter...; JasonYoo RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components