386 Series Clock Oscillators
HCMOS Drive - CMOS Compatible
FEATURES
1) Capable of driving the
80386 and surrounding
LSI directly up to 150pF
load
2) Replaces existing clock
genarator and/or buffer
3) 45/55 symmetry for all
standard frequencies
even at 150pF load
4) Enable/disable function
as standard
5) 25 pieces per tube
6) Sold in increments of 100
pieces
ƒ
O
: 24, 32, 40, 50 MHz
HOW TO ORDER
386-HC 1 - C S E - 40.0000M T
1
2
3
4
5
6
1
2
3
4
5
Type: 386 = 14 pin DIP
Frequency precision: 1 = ±100ppm
Output level/Duty cycle
CS = CMOS compatible/45 to 55%
Enable/disable function:
= without function, E = with function
Frequency
Packaging: T = Tube
6
SPECIFICATIONS (386-HC)
Parameters
Output Frequency
Frequency Precision
(Inclusive of Temp. Voltage variation)
Aging Rate
Operating Temperature
Storage Temperature Range
Supply Voltage
Supply Current
Duty Ratio
Output
“0” Level
“1” Level
Rise and Fall Time
Enable/Disable Time
I
IH
I
IL
V
IH
V
IL
C
L
Code
f
OUT
∆f/f
∆f/f
T
OPR
T
STR
V
DD
I
CC
Sy
V
OL
V
OH
T
R
, T
F
Rating
24, 32, 40
50
1:±100
±5
0~+70
-55~+125
5±0.25
65 max
45~55
0.1V
DD
max
0.9V
DD
min
See Clock Time Table
100 max
100 max
10 max
-150 max
2.2 min
0.8 max
7
150
80
Unit
MHz
MHz
ppm
ppm/yr
°C
°C
V
mA
%
V
V
nsec
nsec
nsec
µA
µA
V
V
TTL
pF
pF
Remarks
CL=150pFmax
CL=80pFmax
Ta=0~70°C
Cl=150pF, Ta=25°C
1/2 V
DD
level
I
OL
=12mA
I
OL
=-1mA
Type E
Tristate Output
V
DD
= 5.25V
V
DD
=5.25V
Current
Input
Voltage
Fan Out
Load Capacitance
f=12.0MHz~40MHz
f=40.1MHz~50MHz
DIMENSIONS
PIN 1
PIN 7
MARKINGS
7.5
(.28)
0.8
(.031)
4.58
(.180)
7.62
(.300)
13
(.512)
MFG. ID
386-HC1-CSE
32.0000 MHz
9601
Japan
PART NUMBER
OUTPUT FREQUENCY
COUNTRY OF ORIGIN
DATE CODE
DOT (INDICATING PIN 1)
4 – ø0.45
(.018)
6.35
(.25)
PIN 14
12.2
(.408)
15.24
(.600)
21
(.828)
PIN 8
Unit: mm (inch)
47
386 Series Clock Oscillators
HCMOS Drive - CMOS Compatible
TEST CIRCUIT
T.P.
14
A
386-HC1-CS
ƒ
O
: 24, 32, 40, 50 MHz
PIN CONNECTION
8
386
1
C
L
Function
N.C. or Control
Case GND
Output
V
DD
V
DD
V
1
0.1µF
7
150pF
or
80pF
7
8
14
CL: 150pF max (Inclusive of test JIG and probe capacitance)
CLOCK TIME TABLE (32MHz, 40MHz)
Frequency
Clock time (ns)
Clock high time t2a
Clock high time t2b
Clock low time t3a
Clock low time t3b
Clock tall time t4
Clock tall time t5
32MHz
Min
9
5
9
7
-
-
Max
-
-
-
-
7.5
7.5
40MHz
Min
8
5
8
6
-
-
Max
-
-
-
-
8
8
t5
14
t3b
t3a
V
DD
-0.8V
12a
12b
2.0V
0.8V
CLOCK TIME TABLE (50MHz)
Frequency
Clock time(ns)
Clock high time t2a
Clock high time t2b
Clock low time t3a
Clock low time t3b
Clock tall time t4
Clock tall time t5
50MHz
Min
7
4
7
5
-
-
Max
-
-
-
0.8V
3.7V
12a
12b
2.0V
-
7
7
t5
14
t3b
t3a
48
京公网安备 11010802033920号
EEWORLD
