EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDW14-A-30T-60.000

Description
LVDS Output Clock Oscillator, 60MHz Nom, DIP-14/4
CategoryPassive components    oscillator   
File Size114KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GDW14-A-30T-60.000 Overview

LVDS Output Clock Oscillator, 60MHz Nom, DIP-14/4

3GDW14-A-30T-60.000 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate30 ppm
frequency stability25%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVDS
Output load50 OHM
physical size20.2mm x 12.8mm x 5.08mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
14 pin Dual-in-Line
Frequency range 38MHz to 640MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical
Pull range from ±30ppm to ±150ppm
GDW14 LVDS VCXO
750.0kHz to 800.0MHz
DESCRIPTION
GDW14 VCXOs are packaged in an industry-standard, 14 pin dual-
in-line package. Typical phase jitter for GDW series VCXOs is 2.35ps.
Output is LVDS. Applications include phase lock loop, SONET/ATM,
set-top boxes, MPEG , audio/video modulation, video game consoles
and HDTV.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
OUTLINE & DIMENSIONS
750kHz to 800.0MHz
3.3 VDC ±5%
LVDS
4.3ps typical
27.0ps typical
2.35ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
55mA typical, 60mA maximum
(At 202.50MHz)
2kV maximum
-55° to +150°C
±2ppm per year maximum
Not implemented - 4 pin package
Fully compliant or non compliant
PART NUMBERING
Example:
3GDW14G-B-80N-60.000
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
Supply Voltage
3 = +3.3V
Series Designator
GDW14
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Is it possible to get the terminal's operating system type through the SIM card program?
Is it possible to use the application on the SIM card to detect the type of operating system? For example, if a Windows Mobile API is called and it succeeds, it is Windows Mobile. If it is not, then a...
落寒残梦 Embedded System
DMA address and data issues
The DMA register configuration of C6205 is as follows: DMA_Config MyDMAConfig = { 0x0B0002FF,//0x09000050, /* prictl */ 0x00000008,//0x000000A8, /* secctl */ 0x01400000, /* src */ 0x80000400, /* dst *...
Yujing DSP and ARM Processors
Sitara AM335x issues
[size=4] In some cases, you may need to use a lot of serial ports, maybe as many as seven or eight. This is very rare for CPUs to reach this level. If you use other CPUs to do this through serial port...
Aguilera DSP and ARM Processors
Newbie help! ! UART interface design based on FPGA!
[align=left][backcolor=white][font=宋体][size=11.5pt]UART[/size][/font][/backcolor][backcolor=white][font=Tahoma][size=11.5pt]Interface Design Based on[/size][/font][/backcolor][backcolor=white][font=宋体...
睁眼看世界 FPGA/CPLD
Request an ETS320 on-site demonstration now to learn about the electronic component error correction tool
[align=left][/align] [align=left][b][url=http://h5.plant360.cn/v-U808K3M5JH][size=4]Click here>>> Apply for an on-site demonstration of ETS320 now[/size][/url][/b][/align] [align=left]In electronic pr...
eric_wang Test/Measurement
Seeking long-term cooperation engineers to do part-time STM32 51 8S FPGA image processing
We have a large number of development projects, involving the fields of STM32, 51 single-chip FPGA image processing. Engineers who have orders can contact QQ: 3058742693...
emitek Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1528  1444  1601  2921  2  31  30  33  59  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号