EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPA14G-C-80N-FREQ

Description
LVPECL Output Clock Oscillator, 60MHz Min, 240MHz Max, ROHS COMPLIANT, DIP-14/4
CategoryPassive components    oscillator   
File Size115KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GPA14G-C-80N-FREQ Overview

LVPECL Output Clock Oscillator, 60MHz Min, 240MHz Max, ROHS COMPLIANT, DIP-14/4

3GPA14G-C-80N-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability100%
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency240 MHz
Minimum operating frequency60 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVPECL
Output load50 OHM
physical size20.2mm x 12.8mm x 5.08mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
14 pin Dual-in-Line
Frequency range 60MHz to 240MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.2ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPA14 VCXOs are packaged in a 14 pin dual-in-line package. Typical
phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
GPA14 PECL VCXO
60.0MHz to 240.0MHz
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Peak to Peak Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
60.0MHz to 240.0MHz
3.3 VDC ±5%
LVPECL
2.5ps typical
4.7ps typical
17.5ps typical
24.5ps typical
0.2ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
Not implemented - 4 pin package
Fully compliant or non-compliant
PART NUMBERING
Example:
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
3GPA14G-B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GPA14
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
About IAR __no_init keyword usage
Will the variable defined by the IAR keyword __no_init be initialized to 0 after the system is powered off? And after a watchdog reset or a key reset, the value of the variable will not change, and wi...
seanwaye stm32/stm8
CE 5.0 Using the remaining NAND as FAT for help
The system uses 64MB NAND, 512Byte small page mode. The first 20 blocks are reserved for EBOOT. MBR is in the 21st block. The next 28M is formatted as BINFS to store the NK image. The remaining space ...
liaohuchen Embedded System
Benefits of Impedance Tracking
[media=x,500,375]http://v.youku.com/v_show/id_XNzcwNTM1ODg4.html[/media] [align=left][font=SimSun]Following the previous video, the related factors and advantages of impedance tracking, the third meth...
德州仪器 Analogue and Mixed Signal
【Video】FPGA access to HPS memory experiment
[i=s]This post was last edited by chenzhufly on 2015-2-22 15:33[/i] [media=swf,500,375]http://player.youku.com/player.php/sid/XNzI0NzI2NDA0/v.swf[/media]...
chenzhufly FPGA/CPLD
Differentiator Error
[i=s] This post was last edited by dontium on 2015-1-23 12:50 [/i] I have an instrument that outputs a velocity voltage signal. The signal sometimes has glitches and noise. Now I want to get the accel...
jys031006 Analogue and Mixed Signal
Question + Communication problem between 2 MSP430
Is there any other way to exchange data between two MSP430s besides using the serial port? Is there any simpler communication protocol that you would recommend?...
x1816 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 212  669  2370  1033  2010  5  14  48  21  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号