54AC174/54ACT174 Hex D Flip-Flop with Master Reset
July 2003
54AC174/54ACT174
Hex D Flip-Flop with Master Reset
General Description
The ’AC/’ACT174 is a high-speed hex D flip-flop. The device
is used primarily as a 6-bit edge-triggered storage register.
The information on the D inputs is transferred to storage
during the LOW-to-HIGH clock transition. The device has a
Master Reset to simultaneously clear all flip-flops.
n
’ACT174 has TTL-compatible inputs
n
Standard Microcircuit Drawing (SMD)
— 54AC174: 5962-87626
— 54ACT174: 5962-87757
n
54AC174 now qualified to 300Krad RHA designation,
refer to the SMD for more information
Features
n
I
CC
reduced by 50%
n
Outputs source/sink 24 mA
Logic Symbols
Pin Names
D
0
–D
5
CP
MR
Q
0
–Q
5
Description
Data Inputs
Clock Pulse Input
Master Reset Input
Outputs
10027701
IEEE/IEC
10027702
FACT
™
is a trademark of Fairchild Semiconductor Corporation.
© 2003 National Semiconductor Corporation
DS100277
www.national.com
54AC174/54ACT174
Connection Diagrams
Pin Assignment
for DIP and Flatpak
Pin Assignment
for LCC
10027703
10027704
Functional Description
The ’AC/’ACT174 consists of six edge-triggered D flip-flops
with individual D inputs and Q outputs. The Clock (CP) and
Master Reset (MR) are common to all flip-flops. Each D
input’s state is transferred to the corresponding flip-flop’s
output following the LOW-to-HIGH Clock (CP) transition. A
LOW input to the Master Reset (MR) will force all outputs
LOW independent of Clock or Data inputs. The ’AC/’ACT174
is useful for applications where the true output only is re-
quired and the Clock and Master Reset are common to all
storage elements.
Truth Table
Inputs
MR
L
H
H
H
CP
X
N
N
Output
D
X
H
L
X
Q
L
H
L
Q
L
H = HIGH Voltage Level
L = LOW Voltage Level
N
= LOW-to-HIGH Transition
X = Immaterial
Logic Diagram
10027705
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.national.com
2
54AC174/54ACT174
Absolute Maximum Ratings
(Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
I
= −0.5V
V
I
= V
CC
+ 0.5V
DC Input Voltage (V
I
)
DC Output Diode Current (I
OK
)
V
O
= −0.5V
V
O
= V
CC
+ 0.5V
DC Output Voltage (V
O
)
DC Output Source
or Sink Current (I
O
)
DC V
CC
or Ground Current
per Output Pin (I
CC
or I
GND
)
Storage Temperature (T
STG
)
Junction Temperature (T
J
)
CDIP
175˚C
−20 mA
+20 mA
−0.5V to V
CC
+
0.5V
−20 mA
+20 mA
−0.5V to V
CC
+
0.5V
−0.5V to +7.0V
Recommended Operating
Conditions
Supply Voltage (V
CC
)
’AC
’ACT
Input Voltage (V
I
)
Output Voltage (V
O
)
Operating Temperature (T
A
)
54AC/ACT
Minimum Input Edge Rate (∆V/∆t)
’AC Devices
V
IN
from 30% to 70% of V
CC
V
CC
@
3.3V, 4.5V, 5.5V
Minimum Input Edge Rate (∆V/∆t)
’ACT Devices
V
IN
from 0.8V to 2.0V
V
CC
@
4.5V, 5.5V
125 mV/ns
125 mV/ns
−55˚C to +125˚C
2.0V to 6.0V
4.5V to 5.5V
0V to V
CC
0V to V
CC
±
50 mA
±
50 mA
−65˚C to +150˚C
Note 1:
Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, without
exception, to ensure that the system design is reliable over its power supply,
temperature, and output/input loading variables. National does not recom-
mend operation of FACT
™
circuits outside databook specifications.
DC Characteristics for ’AC Family Devices
54AC
Symbol
Parameter
V
CC
(V)
V
IH
Minimum High Level
Input Voltage
V
IL
Maximum Low Level
Input Voltage
V
OH
Minimum High Level
Output Voltage
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
T
A
=
−55˚C to +125˚C
Guaranteed Limits
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
(Note 2)
V
IN
= V
IL
or V
IH
3.0
4.5
5.5
V
OL
Maximum Low Level
Output Voltage
3.0
4.5
5.5
2.4
3.7
4.7
0.1
0.1
0.1
(Note 2)
V
IN
= V
IL
or V
IH
3.0
4.5
5.5
I
IN
Maximum Input
Leakage Current
5.5
0.50
0.50
0.50
V
µA
I
OL
= 12 mA
I
OL
= 24 mA
I
OL
= 24 mA
V
I
= V
CC
, GND
V
V
I
OH
= −12 mA
I
OH
= −24 mA
I
OH
= −24 mA
I
OUT
= 50 µA
V
I
OUT
= −50 µA
V
V
OUT
= 0.1V
or V
CC
− 0.1V
V
V
OUT
= 0.1V
or V
CC
− 0.1V
Units
Conditions
±
1.0
3
www.national.com
54AC174/54ACT174
DC Characteristics for ’AC Family Devices
Symbol
Parameter
V
CC
(V)
I
OLD
I
OHD
I
CC
Minimum Dynamic
Output Current (Note 3)
Maximum Quiescent
Supply Current
Note 2:
All outputs loaded; thresholds on input associated with output under test.
Note 3:
Maximum test duration 2.0 ms, one output loaded at a time.
(Continued)
54AC
T
A
=
−55˚C to +125˚C
Guaranteed Limits
5.5
5.5
5.5
50
−50
80.0
mA
mA
µA
V
OLD
= 1.65V Max
V
OHD
= 3.85V Min
V
IN
= V
CC
or GND
Units
Conditions
Note 4:
I
IN
and I
CC
@
3.0V are guaranteed to be less than or equal to the respective limit
@
5.5V V
CC
.
I
CC
for 54AC
@
25˚C is identical to 74AC
@
25˚C.
DC Characteristics for ’ACT Family Devices
54ACT
Symbol
Parameter
V
CC
(V)
V
IH
V
IL
V
OH
Minimum High Level
Input Voltage
Maximum Low Level
Input Voltage
Minimum High Level
Output Voltage
4.5
5.5
4.5
5.5
4.5
5.5
T
A
=
−55˚C to +125˚C
Guaranteed Limits
2.0
2.0
0.8
0.8
4.4
5.4
(Note 5)
V
IN
= V
IL
or V
IH
4.5
5.5
V
OL
Maximum Low Level
Output Voltage
4.5
5.5
3.70
4.70
0.1
0.1
(Note 5)
V
IN
= V
IL
or V
IH
4.5
5.5
I
IN
I
CCT
I
OLD
I
OHD
I
CC
Maximum Input
Leakage Current
Maximum
I
CC
/Input
Minimum Dynamic
Output Current (Note 6)
Maximum Quiescent
Supply Current
Note 5:
All outputs loaded; thresholds on input associated with output under test.
Note 6:
Maximum test duration 2.0 ms, one output loaded at a time.
Note 7:
I
CC
for 54ACT
@
25˚C is identical to 74ACT
@
25˚C.
Units
Conditions
V
V
V
V
OUT
= 0.1V
or V
CC
− 0.1V
V
OUT
= 0.1V
or V
CC
− 0.1V
I
OUT
= −50 µA
V
V
I
OH
= −24 mA
I
OH
= −24 mA
I
OUT
= 50 µA
0.50
0.50
V
µA
mA
mA
mA
µA
I
OL
= 24 mA
I
OL
= 24 mA
V
I
= V
CC
, GND
V
I
= V
CC
− 2.1V
V
OLD
= 1.65V Max
V
OHD
= 3.85V Min
V
IN
= V
CC
or GND
5.5
5.5
5.5
5.5
5.5
±
1.0
1.6
50
−50
80.0
www.national.com
4
54AC174/54ACT174
AC Electrical Characteristics
V
CC
Symbol
Parameter
(V)
(Note 8)
Min
f
max
t
PLH
t
PHL
t
PHL
Maximum Clock
Frequency
Propagation Delay
CP to Q
n
Propagation Delay
CP to Q
n
Propagation Delay
MR to Q
n
Note 8:
Voltage Range 3.3 is 3.3V
±
0.3V
Voltage Range 5.0 is 5.0V
±
0.5V
54AC
T
A
= −55˚C to +125˚C
C
L
= 50 pF
Max
MHz
14.0
10.5
13.0
10.0
13.5
11.0
ns
ns
ns
65
90
1.0
1.5
1.0
1.5
1.0
1.5
Units
Fig.
No.
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
AC Operating Requirements
54AC
V
CC
Symbol
Parameter
(V)
(Note 9)
t
s
t
h
t
w
t
w
t
rec
Setup Time, HIGH or LOW
D
n
to CP
Hold Time, HIGH or LOW
D
n
to CP
MR Pulse Width, LOW
CP Pulse Width
Recovery Time
MR to CP
Note 9:
Voltage Range 3.3 is 3.3V
±
0.3V
Voltage Range 5.0 is 5.0V
±
0.5V
T
A
= −55˚C
to +125˚C
C
L
= 50 pF
Guaranteed Minimum
7.5
5.5
3.0
3.0
7.0
5.0
7.0
5.0
3.0
2.0
ns
ns
ns
ns
ns
Units
Fig.
No.
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
AC Electrical Characteristics
54ACT
Symbol
Parameter
V
CC
(V)
(Note 10)
5.0
5.0
5.0
5.0
T
A
= −55˚C to +125˚C
C
L
= 50 pF
Min
f
max
t
PLH
t
PHL
t
PHL
Maximum Clock
Frequency
Propagation Delay
CP to Q
n
Propagation Delay
CP to Q
n
Propagation Delay
MR to Q
n
Note 10:
Voltage Range 5.0 is 5.0V
±
0.5V
Units
Fig.
No.
Max
MHz
12.5
13.0
12.0
ns
ns
ns
95
1.5
1.5
1.5
5
www.national.com
京公网安备 11010802033920号
EEWORLD
