Ordering number : EN4795C
CMOS LSI
LC321664AJ, AM, AT-80
1 MEG (65536 words
×
16 bits) DRAM
Fast Page Mode, Byte Write
Overview
The LC321664AJ, AM, AT is a CMOS dynamic RAM
operating on a single 5 V power source and having a
65536-word
×
16-bit configuration. Equipped with large
capacity capabilities, high-speed transfer rates and low
power dissipation, this series is suited for a wide variety of
applications ranging from computer main memory and
expansion memory to commercial equipment.
Address input utilizes a multiplexed address bus which
permits it to be enclosed in compact plastic packages of
SOJ 40-pin, SOP 40-pin and TSOP 44-pin. Refresh rates
are within 4 ms with 256 row address (A0 to A7) selection
and support RAS-only refresh, CAS-before-RAS refresh
and hidden refresh settings.
There are functions such as page mode, read-modify-
write, and byte-write.
Package Dimensions
unit: mm
3200-SOJ40
[LC321664AJ]
Features
•
•
•
•
•
•
•
•
65536-word
×
16-bit configuration
Single 5 V ±10% power supply
All input and output (I/O) TTL compatible
Supports fast page mode, read-modify-write, and byte-
write.
Supports output caching control using early write and
Output Enable (OE) control.
4 ms refresh using 256 refresh cycles
Supports RAS-only refresh, CAS-before-RAS refresh
and hidden refresh.
Packages
SOJ 40-pin (400 mil) plastic package: LC321664AJ
SOP 40-pin (525 mil) plastic package: LC321664AM
TSOP 44-pin (400 mil) plastic package: LC321664AT
RAS access time/column address access time/CAS
access time/ cycle time/power dissipation
SANYO:SOJ40
unit : mm
3195-SOP40
[LC321664AM]
•
SANYO:SOP40
Parameter
RAS access time
Column address access time
CAS access time
Cycle time
Power dissipation
(max.)
During operation
During standby
LC321664AJ, AM, AT-80
80 ns
45 ns
30 ns
135 ns
633 mW
5.5 mW (CMOS level)/11 mW (TTL level)
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-0005 JAPAN
32896HA (OT)/O3194TH/81094TH (OT) No. 4795-1/30
LC321664AJ, AM, AT-80
Block Diagram
Specifications
Absolute Maximum Ratings
Parameter
Maximum supply voltage
Input voltage
Output voltage
Allowable power dissipation
Output short-circuit current
Operating temperature range
Storage temperature range
LC321664AJ, AM
LC321664AT
Symbol
V
CC
max
V
IN
V
OUT
Pd max
I
OUT
Topr
Tstg
Ratings
–1.0 to +7.0
–1.0 to +7.0
–1.0 to +7.0
800
700
Unit
V
V
V
mW
mA
°C
°C
Note
1
1
1
1
1
1
1
50
0 to +70
–55 to +150
Note: 1) Stresses greater than the above listed maximum values may result in damage to the device.
DC Recommended Operating Ranges
at Ta = 0 to +70°C
Parameter
Power supply voltage
Input high level voltage
Input low level voltage (A0 to A7,
RAS, CAS, UW, LW, OE)
Input low level voltage
(I/O1 to I/O16)
Symbol
V
CC
V
IH
V
IL
V
IL
min
4.5
2.4
–1.0*
–0.5*
typ
5.0
max
5.5
6.5
+0.8
+0.8
Unit
V
V
V
V
Note
2
2
2
2
Note: 2) All voltages are referenced to V
SS
.
A bypass capacitor of about 0.1 µF should be connected between V
CC
and V
SS
of the device.
*
–2.0 V when pulse width is less than 20 ns
No. 4795-3/30
LC321664AJ, AM, AT-80
DC Electrical Characteristics
at Ta = 0 to + 70°C, V
CC
= 5 V ± 10%
Parameter
Operating current
(Average current during operation)
Standby current
RAS-only refresh current
Fast page mode current
Standby current
CAS-before-RAS refresh current
Input leakage current
Output leakage current
Output high level voltage
Output low level voltage
Symbol
I
CC1
I
CC2
I
CC3
I
CC4
I
CC5
I
CC6
I
IL
I
OL
V
OH
V
OL
Conditions
RAS, CAS, address cycling:
t
RC
= t
RC
min
RAS = CAS = V
IH
RAS cycling, CAS = V
IH
:
t
RC
= t
RC
min
RAS = V
IL
, CAS address cycling:
t
PC
= t
PC
min
RAS = CAS = V
CC
–0.2V
RAS, CAS cycling:
t
RC
= t
RC
min
0V
≤
V
IN
≤
6.5V, pins other than
measuring pin = 0V
D
OUT
disable,
0V
≤
V
OUT
≤
5.5V
I
OUT
= –2.5mA
I
OUT
= 2.1mA
–10
–10
2.4
0.4
min
max
115
2
115
70
1
115
+10
+10
Unit
mA
mA
mA
mA
mA
mA
µA
µA
V
V
3
3, 5
3, 4,
5
Note
3, 4,
5
Note: 3) All current values are measured at minimum cycle rate. Since current flows immoderately, if cycle time is
longer than shown here value becomes smaller.
Note:
4) I
CC1
and I
CC4
are dependent on output loads. Maximum values for I
CC1
and I
CC4
represent values with output
open.
Note:
5) One address change can be performed while RAS = V
IL
(I
CC1
and I
CC3
).
One address change can be performed during one t
PC
cycle (I
CC4
).
No. 4795-4/30
LC321664AJ, AM, AT-80
AC Electrical Characteristics
at Ta = 0 to +70°C, V
CC
= 5 V ± 10% (Note 6, 7, 8)
Parameter
Random read or
write cycle time
Read-write/read-modify-write
cycle time
Fast page mode cycle time
Fast page mode
Read-write/read-modify-
write cycle time
RAS access time
CAS access time
Column address access time
CAS precharge access time
Output low-impedance
time from CAS low
Output buffer turn-off delay time
Rise or fall time
RAS precharge time
RAS pulse width
RAS pulse width for
fast page mode only
RAS hold time
CAS hold time
CAS pulse width
RAS to CAS delay time
RAS to column address delay time
CAS to RAS precharge time
CAS precharge time
Row address setup time
Row address hold time
Column address setup time
Column address hold time
Column address hold time
referenced to RAS
Column address to RAS lead time
Read command setup time
Read command hold time
referenced to CAS
Read command hold time
referenced to RAS
Write command hold time
Write command hold time
referenced to RAS
Write command pulse width
Symbol
t
RC
t
RWC
t
PC
t
PRWC
t
RAC
t
CAC
t
AA
t
CPA
t
CLZ
t
OFF
t
T
t
RP
t
RAS
t
RASP
t
RSH
t
CSH
t
CAS
t
RCD
t
RAD
t
CRP
t
CP
t
ASR
t
RAH
t
ASC
t
CAH
t
AR
t
RAL
t
RCS
t
RCH
t
RRH
t
WCH
t
WCR
t
WP
0
0
3
45
80
80
30
80
30
25
17
10
10
0
12
0
20
60
45
0
0
0
15
60
15
10000
50
35
10000
100000
20
50
min
135
180
55
100
80
30
45
50
max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
11
11
14
15
9, 14
15
9, 14
9, 15
9
9
10
Note
Continued on next page.
No. 4795-5/30
Analogue and Mixed Signal
京公网安备 11010802033920号
EEWORLD
