EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-00-369-7641

Description
Binary Counter, Synchronous, Up Direction, TTL, CDIP16,
Categorylogic    logic   
File Size387KB,10 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric View All

5962-00-369-7641 Overview

Binary Counter, Synchronous, Up Direction, TTL, CDIP16,

5962-00-369-7641 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerFairchild
package instructionDIP, DIP16,.3
Reach Compliance Codecompliant
Counting directionUP
JESD-30 codeR-XDIP-T16
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeSYNCHRONOUS
Humidity sensitivity level2A
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)250
power supply5 V
Certification statusNot Qualified
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Base Number Matches1
General method for selecting DSP and common development tools
[align=left][align=left][font=宋体][size=10pt] I found an article on the Internet that is quite comprehensive and I would like to share it with my beginner friends: 1. The selection of TI DSP mainly con...
wanggq DSP and ARM Processors
●●●●●【Urgent】Driver uninstall call failed under Vista64, please help. ●●●●●
I wrote a driver uninstallation program, which calls the function SetupDiCallClassInstaller() to uninstall the device. The program runs fine under 32-bit system, but after porting to 64-bit operating ...
asinc Embedded System
Signal Integrity Engineering in High-Speed Digital Circuit Systems
Translated from the 1997 high-performance system design conference . Original author Donald Telian Abstract : Unlike a mature discipline, signal integrity engineering methods and practices are not wel...
JasonYoo RF/Wirelessly
Verilog HDL models at different abstraction levels.pdf
Verilog HDL models at different abstraction levels.pdf...
zxopenljx FPGA/CPLD
VS2005: errorPRJ0004
I have a win32 project on hand. I converted it into a wince project. When compiling it with the wince SDK, the following error occurred: 1>NewcomCosScript : error PRJ0004 : Could not generate command ...
gutouabc123 Embedded System
Asking for advice: How to deal with the bit error rate when using usart to RS485 for Huada chip HC32F460?
The figure shows the signal before the logic analyzer collects the 485 chip. The CS signal does not wrap the entire TX frame. The CS pull-up and pull-down settings are set before and after sending....
fengzc Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 366  48  2759  994  1569  8  1  56  20  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号