EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPW8-F-150T-0.750

Description
LVPECL Output Clock Oscillator, 0.75MHz Nom, DIP-8/4
CategoryPassive components    oscillator   
File Size109KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GPW8-F-150T-0.750 Overview

LVPECL Output Clock Oscillator, 0.75MHz Nom, DIP-8/4

3GPW8-F-150T-0.750 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability100%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency0.75 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size12.8mm x 12.8mm x 5.08mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
8 pin Dual-in-Line
Frequency range 750kHz to 800MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 2.35ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPW8 VCXOs are packaged in an industry-standard 8 pin dual-in-
line package. Typical phase jitter for GPW series VCXOs is 2.35ps.
Output is LVPECL. Applications include phase lock loop, SONET/ATM,
set-top boxes, MPEG , audio/video modulation, video game consoles
and HDTV.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
OUTLINE & DIMENSIONS
GPW8 PECL VCXO
750.0kHz to 800.0MHz
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
750.0kHz to 800.0MHz
3.3 VDC ±5%
LVPECL
4.3ps typical
27.0ps typical
2.35ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
Not implemented, 4 pin package
Fully compliant or non-compliant
versions available
PART NUMBERING
Example:
3GPW8G-B-80N-60.000
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
Supply Voltage
3 = +3.3V
Series Designator
GPW8
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Component List of 2011 Electronic Design Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:46[/i]2011 National Undergraduate Electronic Design Competition List of basic instruments and main components 1. Basic Instrument List 20MHz ...
jbjhl504 Electronics Design Contest
Problems with program storage and PC pointer
Does K60 data storage in the program storage area mean specifying an address in the Flash address space: 0x00000000--0x00080000? Does K60 start from 0x00000000? What instructions are used to implement...
zysun20010300 NXP MCU
Please recommend, is there any domestic dual-channel H-bridge that can drive motors with an operating voltage of 12V or above?
Intended to replace DRV8847PWPR...
sparks- Motor Drive Control(Motor Control)
Asking for advice on FIR filter IP issues
It is very convenient to configure FIR filter using Altera's IP core, but there is one question I don't understand:The input is unsigned 16-bit data, and the IP configuration tells that the output is ...
xieqiang FPGA/CPLD
How to shorten the startup time of VXWORKS?
Please help: PENTIUM CPU, from system power on to VXWORKS initialization, that is, entering the usrAppInit entry, takes about two minutes, which is too long. How can I shorten this time? Thank you ver...
625wangpeng Real-time operating system RTOS
Problems with porting tinyos to gains 3
Can tinyos be ported to gains 3? I mainly want to apply the functions of the java tools in tinyos. If it is possible, how can I do it? Can you give me a general idea, such as which things to modify, e...
greatdoor Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1567  861  622  1442  2102  32  18  13  30  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号