EEWORLDEEWORLDEEWORLD

Part Number

Search

530AB51M0000BGR

Description
LVPECL Output Clock Oscillator, 51MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530AB51M0000BGR Overview

LVPECL Output Clock Oscillator, 51MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB51M0000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency51 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Why has the GaN charger that Lei Jun recommends in various ways become a charging magic tool?
Recently, a GaN charger from Xiaomi has become a hot topic, making ordinary people feel amazing. Lei Jun said, "It's really convenient!" Then, Huawei, Samsung, OPPO, Apple and other companies also sai...
eric_wang Power technology
Timing issues
,000h mov TH0,010h mov TL0,060h setb EA setb ET0 setb TR0 mov R7,#0 mov R6,#0 ajmp $ TIME: inc R7 mov A,R7 cjne A,#100,NEXT inc R6 mov A,R6 cjne A,#10,NEXT ; used to extend time T_L2: cpl P1.0 mov R7,...
159zhou Embedded System
I don't understand the working principle of the high-side switch.
I would like to ask if anyone knows how a high-side switch works. From the manual, I feel that it is a switch for circuit protection, and it does not have the function of stepping up or down voltage, ...
sunboy25 FPGA/CPLD
iSCSI target issues
The original program of the company where I interned was structured like this: (Old) Host computer software (PC) "== (SCSI card) ==" SCSI optical drive and a SCSI medium changer device implemented by ...
LYN790804 Embedded System
【xlinx design】Xilinx FPGA/CPLD chip pin description collection
[size=4]When using the chip, many people may not pay attention to the meaning of many pin descriptions on the chip, such as: GCK0, GCK1 (of course, many people know that this is the global clock) M0, ...
Crazy_HUA FPGA/CPLD
CCS 5.5
Do I need to download license when I download CCs5.5 from TI official website?...
1059890310 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1399  2272  2058  529  1709  29  46  42  11  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号