PACE1750A
SINGLE CHIP, 15MHz to 40MHz,
CMOS 16-BIT PROCESSOR
FEATURES
Implements the MIL-STD-1750A Instruction Set
Architecture
Single Chip PACE Technology
TM
CMOS 16-Bit
Processor with 32 and 48-Bit Floating Point
Arithmetic
DAIS Instruction Mix Execution Performance
Including Floating Point Arithmetic
1.3 MIPS at 20 MHz
1.9 MIPS at 30 MHz
2.6 MIPS at 40 MHz
Integer DAIS Mix Performance
3.9 MIPS at 40 MHz
Conventional Integer Processing Mix
Performance
5.0 MIPS at 40 MHz
Instruction Execution at 40 MHz over the
Military Temperature Range
0.10 µsec Integer Add/Sub
0.57 µsec Integer Multiply
0.70 µsec Floating Point Add/Sub
1.07 µsec Floating Point Multiply
15, 20, 30, and 40 MHz Operation over the
Military Temperature Range
Extensive Error and Fault Management and
Interrupt Capability
24 User Accessible Registers
Single 5V ± 10% Power Supply
Power Dissipation over Military Temperature
Range
< 0.30 watts at 20 MHz
< 0.35 watts at 30 MHz
< 0.40 watts at 40 MHz
TTL Signal Level Compatible Inputs and
Outputs
Multiprocessor and Co-processor Capability
Built-In Function (BIF) for User Defined
Instructions
Two programmable Timers
Available in:
– 64-Pin DIP or Gull Wing (50 Mil Pin Centers)
– 68-Pin Pin Grid Array (PGA)
– 68-Lead Quad Pack (Leaded Chip Carrier)
GENERAL DESCRIPTION
The PACE1750A is a general purpose, single chip, 16-bit
CMOS microprocessor designed for high performance
floating point and integer arithmetic, with extensive real
time environment support. It offers a variety of data types,
including bits, bytes, 16-bit and 32-bit integers, and 32-bit
and 48-bit floating point numbers. It provides 13 addressing
modes, including direct, indirect, indexed, based, based
indexed and immediate long and short, and it can access
2 MWords of segmented memory space (64 KWords
segments).
The PACE1750A offers a well-rounded instruction set
with 130 instruction types, including a comprehensive
integer, floating point, integer-to-floating point and floating
point-to-integer set, a variety of stack manipulation
instructions, high level language support instructions
such as Compare Between Bounds and Loop Control
Instructions. It also offers some unique instructions such
as vectored l/O, supports executive and user modes, and
provides an escape mechanism which allows user-defined
instructions using a coprocessor.
The chip includes 16 general purpose registers, 8 other
user-accessible registers, and an array of real time
application support resources, such as 2 programmable
timers, a complete interrupt controller supporting 16
levels of prioritized internal and external interrupts, and a
faults and exceptions handler controlling internally and
externally generated faults.
The microprocessor achieves very high throughput of 2.6
MIPS for a standard real time integer/floating point
instruction mix at a 40 MHz clock. It executes integer Add
in 0.1 µs, integer Multiply in 0.575 µs, Floating Point Add
in 0.7 µs, and Floating Point Multiply in 1.075 µs, for
register operands at a 40 MHz clock speed.
The PACE1750A uses a single multiplexed 16-bit parallel
bus. Status signals are provided to determine whether
the processor is in the memory or I/O bus cycle, reading
and writing, and whether the bus cycle is for data or
instructions.
The basic bus cycle is 4 clocks long. The PACE1750A will
extend the cycle by insertion of wait states in the address
and data phases (in response to RDYA and RDYD
signals, repectively) and will hold the machine in HI-Z if
this CPU has not acquired the bus. A typical non-bus
cycle is three clocks long. However, variable length
cycles are used for such repetitive operations as multiply,
divide, scale and normalize, reducing significantly the
number of CPU CLOCKS per operation step and resulting
in very fast integer and floating point execution times.
Document #
MICRO-3
Rev. C
Revised October 2005
PACE1750A
ABSOLUTE MAXIMUM RATINGS
1
Supply Voltage Range
Input Voltage Range
-0.5V to 7.0V
-0.5V to V
CC
+ 0.5V
Thermal resistance, junction-to-case (Θ
JC
), Note 5:
Θ
Cases X and T
Cases Y and U
Case Z
8°C/W
5°C/W
6°C/W
Storage Temperature Range -65°C to + 150°C
Input Current Range
Voltage Applied to Inputs
Current Applied to Outputs
3
-30mA to +5mA
-0.5V to VCC + 0.5V
150 mA
RECOMMENDED OPERATING
CONDITIONS
Supply Voltage Range
4.5V to 5.5V
Case Operating Temperature -55°C to +125°C
Range
Maximum Power Dissipation
2
1.5W
Operating worst case power dissipation (outputs
open):
Device type 01
Device type 02
Device type 03
Device type 04
Lead Temperature Range
(soldering 10 seconds)
0.25W at 15 MHz
0.30W at 20 MHz
0.35W at 30 MHz
0.40W at 40 MHz
300°C
NOTE 1:
Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may
degrade performance and affect reliability.
NOTE 2:
Must withstand the added power dissipation due to short circuit test e.g., I
OS
NOTE 3:
Duration one second or less.
NOTE 4: Device Type Definitions from 5962-87665 SMD:
Device Type 01: 15 MHz
Device Type 02: 20 MHz
Device Type 03: 30 MHz
Device Type 04: 40 MHz
NOTE 5: Case Definitions from 5962-87665 SMD:
Case X: Dual In-Line
Case T: Dual In-Line with Gull-Wing Leads
Case Y: Leaded Chip Carrier with Gull-Wing Leads
Case U: Leaded Chip Carrier with Unformed Leads
Case Z: Pin Grid Array
Document #
MICRO-3
Rev. C
Page 2 of 24
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
