EEWORLDEEWORLDEEWORLD

Part Number

Search

FST16209CW

Description
Bus Exchanger, CBT/FST/QS/5C/B Series, 1-Func, 9-Bit, True Output, CMOS
Categorylogic    logic   
File Size134KB,5 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric View All

FST16209CW Overview

Bus Exchanger, CBT/FST/QS/5C/B Series, 1-Func, 9-Bit, True Output, CMOS

FST16209CW Parametric

Parameter NameAttribute value
MakerFairchild
package instructionDIE,
Reach Compliance Codeunknown
Other featuresTTL COMPATIBLE BUS SWITCH
seriesCBT/FST/QS/5C/B
JESD-30 codeX-XUUC-N48
Logic integrated circuit typeBUS EXCHANGER
Number of digits9
Number of functions1
Number of ports4
Number of terminals48
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeDIE
Package shapeUNSPECIFIED
Package formUNCASED CHIP
propagation delay (tpd)7 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal locationUPPER
Base Number Matches1
FST16209 18-Bit Bus Exchange Switch
September 1997
Revised December 1999
FST16209
18-Bit Bus Exchange Switch
General Description
The Fairchild Switch FST16209 provides 18-bits of high-
speed CMOS TTL-compatible bus switching or exchang-
ing. The low on resistance of the switch allows inputs to be
connected to outputs without adding propagation delay or
generating additional ground bounce noise.
The device operates as a 18-bit bus switch or a 9-bit bus
exchanger, which allows data exchange between the four
signal ports via the data-select terminals.
Features
s
4Ω switch connection between two ports.
s
Minimal propagation delay through the switch.
s
Low l
CC
.
s
Zero bounce in flow-through mode.
s
Control inputs compatible with TTL level.
Ordering Code:
Order Number
FST16209MEA
FST16209MTD
Package Number
MS48A
MTD48
Package Description
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Diagram
Connection Diagram
Truth Table
S2
L
L
L
L
H
H
H
H
S1
L
L
H
H
L
L
H
H
S0
L
H
L
H
L
H
L
H
A
1
Z
B
1
B
2
Z
Z
Z
B
1
B
2
A
2
Z
Z
Z
B
1
B
2
Z
B
2
B
1
Function
Disconnect
A
1
=
B
1
A
1
=
B
2
A
2
=
B
1
A
2
=
B
2
Disconnect
A
1
=
B
1
, A
2
=
B
2
A
1
=
B
2
, A
2
=
B
1
Pin Descriptions
Pin Name
S2, S1, S0
A
1
, A
2
B
1
, B
2
Description
Data-select inputs
Bus A
Bus B
© 1999 Fairchild Semiconductor Corporation
DS500056
www.fairchildsemi.com

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 690  1379  2426  1066  2784  14  28  49  22  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号