EEWORLDEEWORLDEEWORLD

Part Number

Search

3188GN123S250BPS1

Description
CAP,AL2O3,12MF,250VDC,10% -TOL,30% +TOL
CategoryPassive components    capacitor   
File Size220KB,7 Pages
ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]
Environmental Compliance
Download Datasheet Parametric View All

3188GN123S250BPS1 Overview

CAP,AL2O3,12MF,250VDC,10% -TOL,30% +TOL

3188GN123S250BPS1 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCDE [ CORNELL DUBILIER ELECTRONICS ]
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance12000 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter76.71 mm
dielectric materialsALUMINUM
ESR16 mΩ
length219.91 mm
Manufacturer's serial number3188
negative tolerance10%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package formScrew Ends
polarityPOLARIZED
positive tolerance30%
Rated (DC) voltage (URdc)250 V
ripple current23100 mA
series3188
Terminal pitch31.8 mm
Base Number Matches1
Type 3188 85 °C Best Value, Screw Terminal, Aluminum
85 °C Long Life Screw Terminal Type
Type 3188 has twice the life of the 3186 and twice the
ripple-current capability.  While the standard encasement
is by compression with the capacitor element captured
on an aluminum peg in the can bottom and a phenolic
peg in the top, rilled construction is available.  With rilled
construction the element is secured by rills, spoon shaped
dimples in the side of the can.  Rilled construction offers the
industry’s highest vibration and shock withstanding and
excellent heat transfer.  Besides increasing ripple-current
handling, the rilled construction facilitates use in military
and transportation applications.
Highlights
- Rilled cans withstand high shock and vibration.
- 2 times the ripple-current capability
- High capacitance per can
–40 ºC to +85 ºC
16 Vdc to 450 Vdc
270 µF to 1.0 F
–10% +75% ≤ 100 Vdc
–10% +50% ≥ 200 Vdc
≤6√CV µA (6 mA max.) at 5 minutes
Ambient Temperature
45 °C
2.24
Frequency
60 Hz 120 Hz
16 – 100 V
0.90
1.00
1.00
200 – 450 V
0.90
Low Temperature Characteristics
300 Hz
1.15
1.25
1000 Hz
1.25
1.40
≥10
kHz
1.30
1.50
55 °C
2.00
65 °C
1.73
75 °C
1.41
85 °C
1.00
Specifications
Temperature Range
Rated Voltage Range
Capacitance Range
Capacitance Tolerance
Leakage Current
Ripple Current Multipliers
Impedance ratio: Z
–20⁰C
∕ Z
+25⁰C
≤ 8 (16–50 Vdc)
≤ 4 (63–100 Vdc)
≤ 3 (150–450 Vdc)
4,000 h @ full load at 85 °C
∆Capacitance ±10%
ESR 200% of limit
DCL 100% of limit
500 h @ 85 °C
∆Capacitance ±10%
ESR 175% of limit
DCL 100% of limit
10 to 55 Hz, 0.06" & 10 g max for compression,
15 g max for rilled, 1.5 h ea. of 2 axes
RoHS Compliant
Endurance Life Test
Shelf Life Test
Vibration
CDM Cornell Dubilier • 140 Technology Place • Liberty, SC 29657 • Phone: (864)843-2277 • Fax: (864)843-3800
Briefly introduce the basic knowledge of several commonly used displacement sensors
Preface   In real electronic science, sensors are often used to detect and sense external signals, physical conditions and chemical compositions. There are different sensors for different purposes, su...
sairvee Sensor
vxworks novice exchange group
I am still learning and I feel that my progress is slow. Create a group: 146575145 I hope we can communicate and make progress together. I also hope veterans will give me some advice. Thank you....
sukha1988 Real-time operating system RTOS
Graphical explanation of analog ground and digital ground
Why should analog ground and digital ground have their own independent loops? They are all grounds, why do they need to be separated? Link's level is very low, and I often ask some low-level questions...
牛默默 Analog electronics
Wince 5.0 real machine debugging issues
When I was debugging using Zhen, I hit a breakpoint in the program, but the breakpoint didn't work. Later, I was able to debug using other colleagues' computers. It should be a problem of my VS still ...
guijinwen Embedded System
FPGA Power Estimation
[p=28, null, left][color=rgb(46, 46, 46)][font=微软雅黑,]We often receive calls from engineers asking about the power consumption of the selected FPGA or SOC and whether there are typical values. In fact,...
chenzhufly FPGA/CPLD
How to design addition and subtraction pulses?
I am a novice and want to use vhdl to implement an add-subtract pulse controller. The specific function is that if there is a "add" signal, a pulse is added to the local clock pulse, and if there is a...
amsams FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1829  2425  2553  2723  235  37  49  52  55  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号