EEWORLDEEWORLDEEWORLD

Part Number

Search

5V49EE902NLGI8

Description
VFQFPN-32, Reel
Categorylogic    logic   
File Size538KB,34 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

5V49EE902NLGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
5V49EE902NLGI8 - - View Buy Now

5V49EE902NLGI8 Overview

VFQFPN-32, Reel

5V49EE902NLGI8 Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeVFQFPN
package instructionHVQCCN,
Contacts32
Manufacturer packaging codeNLG32P1
Reach Compliance Codecompliant
ECCN codeEAR99
series5V
Input adjustmentMUX
JESD-30 codeS-XQCC-N32
JESD-609 codee3
length5 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times7
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.075 ns
Maximum seat height0.9 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width5 mm
minfmax500 MHz
Base Number Matches1
DATASHEET
EEPROM PROGRAMMABLE CLOCK GENERATOR
Description
The IDT5V49EE902 is a programmable clock generator
intended for high performance data-communications,
telecommunications, consumer, and networking
applications. There are four internal PLLs, each individually
programmable, allowing for four unique non-integer-related
frequencies. The frequencies are generated from a single
reference clock. The reference clock can come from one of
the two redundant clock inputs. Automatic or manual
switchover function allows any one of the redundant clocks
to be selected during normal operation.
The IDT5V49EE902 is in-system, programmable and can
be programmed through the use of I
2
C interface. An
internal EEPROM allows the user to save and restore the
configuration of the device without having to reprogram it on
power-up.
Each of the four PLLs has an 7-bit reference divider and a
12-bit feedback divider. This allows the user to generate
four unique non-integer-related frequencies. The PLL loop
bandwidth is programmable to allow the user to tailor the
PLL response to the application. For instance, the user can
tune the PLL parameters to minimize jitter generation or to
maximize jitter attenuation. Spread spectrum generation
and/or fractional divides are allowed on two of the PLLs.
There are a total of six 8-bit output dividers. Each output
bank can be configured to support LVTTL, LVPECL, LVDS
or HCSL logic levels. Out0 (Output 0) supports 3.3V
single-ended output only. The outputs are connected to the
PLLs via a switch matrix. The switch matrix allows the user
to route the PLL outputs to any output bank. This feature
can be used to simplify and optimize the board layout. In
addition, each output's slew rate and enable/disable
function is programmable.
IDT5V49EE902
Features
Four internal PLLs
Internal non-volatile EEPROM
Fast (400kHz) mode I
2
C serial interface
Input frequency range: 1 MHz to 200 MHz
Output frequency range: 4.9 kHz to 500 MHz
Reference crystal input with programmable linear load
capacitance
– Crystal frequency range: 8 MHz to 50 MHz
Four independently controlled VDDO (1.8V - 3.3V)
Each PLL has a 7-bit reference divider and a 12-bit
feedback-divider
8-bit output-divider blocks
Fractional division capability on one PLL
Two of the PLLs support spread spectrum generation
capability
I/O Standards:
– Outputs - 1.8 - 3.3 V LVTTL/ LVCMOS
– Outputs - LVPECL, LVDS and HCSL
– Inputs - 3.3 V LVTTL/ LVCMOS
Programmable slew rate control
Programmable loop bandwidth
Programmable output inversion to reduce bimodal jitter
Redundant clock inputs with auto and manual switchover
options
Individual output enable/disable
Power-down mode
3.3V core V
DD
Available in VFQFPN package
-40 to +85 C Industrial Temp operation
IDT®
EEPROM PROGRAMMABLE CLOCK GENERATOR
1
IDT5V49EE902
REV Q 071015

5V49EE902NLGI8 Related Products

5V49EE902NLGI8
Description VFQFPN-32, Reel
Brand Name Integrated Device Technology
Is it lead-free? Lead free
Is it Rohs certified? conform to
Parts packaging code VFQFPN
package instruction HVQCCN,
Contacts 32
Manufacturer packaging code NLG32P1
Reach Compliance Code compliant
ECCN code EAR99
series 5V
Input adjustment MUX
JESD-30 code S-XQCC-N32
JESD-609 code e3
length 5 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER
Humidity sensitivity level 3
Number of functions 1
Number of terminals 32
Actual output times 7
Maximum operating temperature 85 °C
Minimum operating temperature -40 °C
Output characteristics 3-STATE
Package body material UNSPECIFIED
encapsulated code HVQCCN
Package shape SQUARE
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) 260
Certification status Not Qualified
Same Edge Skew-Max(tskwd) 0.075 ns
Maximum seat height 0.9 mm
Maximum supply voltage (Vsup) 3.465 V
Minimum supply voltage (Vsup) 3.135 V
Nominal supply voltage (Vsup) 3.3 V
surface mount YES
Temperature level INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed
Terminal form NO LEAD
Terminal pitch 0.5 mm
Terminal location QUAD
Maximum time at peak reflow temperature 30
width 5 mm
minfmax 500 MHz
Base Number Matches 1
Let's talk about how to achieve FPGA non-encoded keyboard debounce
How to implement FPGA non-encoded keyboard debounce I'll throw out some ideas first. Write one tonight Add tomorrow...
heningbo FPGA/CPLD
Problems with mtd partition and ubi file system
I added a partition at the end of the kernel. Do I need to make any changes to the root file system? The original last partition 0x10800000-0x20000000 nand.userdata I split into two, 0x10800000-0x1880...
masermm Embedded System
How do I solve the problem of "smiley face" appearing in my program?
[color=blue]When people paste programs in posts, smiley faces often appear, as shown in the picture: [/color][color=blue]Because people often need to express their emotions, it is impossible to prohib...
soso Suggestions & Announcements
Drinks representing the twelve zodiac signs
[size=12px]Drinks represented by the twelve zodiac signs Aries is soda, which is both spicy and refreshing, stimulating you from the tip of your tongue to your heart. Aries, who is unforgiving whether...
花花 Talking
GD32L233C-START Review (2) LPUART Serial Terminal
[i=s]This post was last edited by wenyangzeng on 2022-2-17 15:57[/i]【GD32L233C-START Review】(2) LPUART Serial TerminalFor the evaluation of GD32L233C-START, if you still use those non-low-power demo D...
wenyangzeng GD32 MCU
I suggest that all masters should not be stingy with their talents.
I find that the answers to many questions are very vague and have no substantive effect. I suggest that all the experts should not be stingy with their knowledge, and the mid-level and low-level exper...
xiaomei Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2317  1981  1242  1428  1701  47  40  25  29  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号