5962-9953901VXC datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 5962-9953901VXC

5962-9953901VXC: DescriptionFloating Point Processor, 40-Bit, CMOS, MQFP-256; CategoryThe embedded processor and controller Microcontrollers and processors; File Size703KB，50 Pages; Manufacturere2v technologies

Download Datasheet Parametric Compare View All

5962-9953901VXC Overview

Floating Point Processor, 40-Bit, CMOS, MQFP-256

5962-9953901VXC Parametric

Parameter Name	Attribute value
Parts packaging code	QFP
package instruction	QFF,
Contacts	256
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
boundary scan	YES
maximum clock frequency	20 MHz
External data bus width	40
JESD-30 code	S-XQFP-F256
JESD-609 code	e4
length	37.085 mm
low power mode	NO
Number of terminals	256
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output data bus width	40
Package body material	UNSPECIFIED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class V
Maximum seat height	3.18 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	FLAT
Terminal pitch	0.5 mm
Terminal location	QUAD
width	37.085 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, FLOATING POINT PROCESSOR
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

Superscalar IEEE Floating-Point-Processor

Off-Chip Harvard Architecture Maximizes Signal Processing Performance

50 ns, 20 MIPS Instruction Rate, Single Cycle Execution

60 MFLOPS Peak, 40 MFLOPS Sustained Performance

1024-Point Complex FFT Benchmark: 0.975 ms

Divide (y/x): 300 ns

Inverse Square Root (1/ /x): 450 ns

32-bit Single-Precision and 40-bit Extended-Precision IEEE Floating-Point Data

Formats

32-bit Fixed-Point Formats, Integer and Fractional, with 80-bit Accumulators

IEEE Exception Handling with Interrupt on Exception

Three Independent Computation Units: Multiplier, ALU, and Barrel Shifter

Dual Data Address Generators with Indirect, Immediate, Modulo, and Bit Reverse

Addressing Modes

Two Off-Chip Memory Transfers in Parallel with Instruction Fetch and Single-Cycle

Multiply and ALU Operations

Multiply with Add and Subtract for FFT Butterfly Computation

Efficient Program Sequencing with Zero Overhead Looping: Single-Cycle Loop Setup

Single-Cycle Register File Context Switch

23ns External RAM Access Time for Zero-Wait-State, 40 ns Instruction Execution

IEEE JTAG Standard 1149.1 Test Access Port and On-chip Emulation Circuitry

223 CPGA package for breadboarding

256 Multi-layer Quad Flat Pack, Flat Leads, For Flight Models

Fully compatible with Analog Devices ADSP-21020

No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm

Tested up to a Total Dose of 100 krads (Si) according to MIL STD 883 Method 1019

SEU Error Note in GEO Orbit Better than 5E

-7

Error/Device/Day (worst case)

For 25 MHz Specification, Contact Atmel for Availability

Quality Grades - ESCC with 9512/002 and QML-Q or V with 5962-99539

Rad. Hard

32/40-bit IEEE

Floating Point

DSP

TSC21020F

Introduction

Atmel is manufacturing a radiation hard version of the Analog Devices ADSP-21020

32/40-bit Floating-Point DSP.

The product is pin and code compatible with ADI product, making system develop-

ment straight forward and cost effective, using existing development tools and

algorithms.

Notes:

1. Design using patent from INPG-CNRS Denis BESSOT/Raoul VELAZCO

2. Product licensed from Analog Devices Inc.

Rev. 4153I-AERO–04/07

TSC21020F

General Description

The TSC21020F is single-chip IEEE floating-point processor optimized for digital signal

processing applications

(1)

. Its architecture is similar to that of Analog Devices' ADSP-

2100 family of fixed-point DSP processors.

Fabricated in a high-speed, low-power and radiation hard CMOS process, the

TSC21020F has a 50ns instruction cycle time. With a high-performance On-chip instruc-

tion cache, the TSC21020F can execute every instruction in a single cycle.

The TSC21020F features:

Independent Parallel

Computation Units

The arithmetic/logic unit (ALU), multiplier and shifter perform single-cycle instructions.

The units are architecturally arranged in parallel, maximizing computational throughput.

A single multifunction instruction executes parallel ALU and multiplier operations. These

computation units support IEEE 32-bit single-precision floating-point, extended preci-

sion 40-bit floating-point, and 32-bit fixed-point data formats.

A general-purpose data register file is used for transferring data between the computa-

tion units and the data buses, and for storing intermediate results. This 10-port (16-

unconstrained data flow between computation units and off-chip memory.

The TSC21020F uses a modified Harvard architecture in which data memory stores

data and program memory stores both instructions and data. Because of its separate

program and data memory buses and On-chip instruction cache, the processor can

simultaneously fetch an operand from data memory, an operand from program memory,

and an instruction from the cache, all in a single cycle.

Addressing of external memory devices by the TSC21020F is facilitated by On-chip

decoding of high-order address lines to generate memory bank select signals. Separate

control lines are also generated for simplified addressing of page-mode DRAM. The

TSC21020F provides programmable memory wait states, and external memory

acknowledge controls allow interfacing to peripheral devices with variable access times.

The TSC21020F includes a high performance instruction cache that enables three-bus

operation for fetching an instruction and two data values. The cache is selective-only the

instructions whose fetches conflict with program memory data accesses are cached.

This allows full-speed execution of core, looped operations such as digital filter multiply-

accumulates and FFT butterfly processing.

The TSC21020F provides hardware to implement circular buffers in memory, which are

common in digital filters and Fourier transform implementations. It handles address

pointer wraparound, reducing overhead (thereby increasing performance) and simplify-

ing implementation. Circular buffers can start and end at any location.

The TSC21020F's 48-bit instruction word accommodates a variety of parallel opera-

tions, for concise programming. For example, the TSC21020F can conditionally execute

a multiply, an add, a subtract and a branch in a single instruction.

Data Register File

Single-Cycle Fetch of

Instruction and Two

Operands

Memory Interface

Instruction Cache

Hardware Circular

Buffers

Flexible Instruction Set

It is fully compatible with Analog Devices ADSP-21020

4153H–AERO–04/07

Development System

The TSC21020F is supported with a complete set of software and hardware develop-

ment tools from Analog Devices. The ADSP-21000 Family Development System from

Analog Devices includes development software, an evaluation board and an in-circuit

emulator.

Creates relocatable, COFF (Common Object File Format) object files from ADSP-21xxx

assembly source code. It accepts standard C preprocessor directives for conditional

assembly and macro processing. The algebraic syntax of the ADSP-21xxx assembly

language facilitates coding and debugging of DSP algorithms.

The Linker processes separately assembled object files and library files to create a sin-

gle executable program. It assigns memory locations to code and to data in accordance

with a user-defined architecture file that describes the memory and I/O configuration of

the target system. The Librarian allows you to group frequently used object files into a

single library file that can be linked with your main program.

The Simulator performs interactive, instruction-level simulation of ADSP-21xxx code

within the hardware configuration described by a system architecture file. It flags illegal

operations and supports full symbolic disassembly. It provides an easy-to-use, window

oriented, graphical user interface that is identical to the one used by the ADSP- 21020

EZ-ICE Emulator. Commands are accessed from pull-down menus with a mouse.

Formats an executable file into files that can be used with an industry-standard PROM

programmer.

The C Compiler complies with ANSI specifications. It takes advantage of the

TSC21020F's high-level language architectural features and incorporates optimizing

algorithms to speed up the execution of code. It includes an extensive runtime library

with over 100 standard and DSP-specific functions.

A full-featured C source level debugger that works with the simulator or EZ-ICE emula-

tor to allow debugging of assembler source, C source, or mixed assembler and C.

Supports ANSI Standard (X3J11.1) Numerical C as defined by the Numeric C Exten-

sions Group. The compiler accepts C source input containing Numerical C extensions

for array selection, vector math operations, complex data types, circular pointers, and

variably dimensioned arrays, and outputs ADSP-21xxx assembly language source

code.

The EZ-LAB Evaluation Board is a general-purpose, standalone TSC21020F system

that includes 32K words of program memory and 32K words of data memory as well as

analog I/O. A PC RS-232 download path enables the user to download and run pro-

grams directly on the EZ-LAB. In addition, it may be used in conjunction with the EZ-ICE

Emulator to provide a powerful software debug environment.

This in-circuit emulator provides the system designer with a PC-based development

environment that allows non-intrusive access to the TSC21020F's internal registers

through the processor's 5-pin JTAG Test Access Port. This use of On-chip emulation

circuitry enables reliable, full-speed performance in any target. The emulator uses the

same graphical user interface as the ADSP- 21020 Simulator, allowing an easy transi-

Assembler

Linker/Librarian

Simulator

PROM Splitter

C Compiler and Runtime

Library

C Source Level

Debugger

Numerical C Compiler

ADSP- 21020 EZ-LAB

Evaluation Board

ADSP- 21020 EZ-ICE

Emulator

TSC21020F

4153H–AERO–04/07

5962-9953901VXC Related Products

	5962-9953901VXC	5962-9953901QXC
Description	Floating Point Processor, 40-Bit, CMOS, MQFP-256	Floating Point Processor, 40-Bit, CMOS, MQFP-256
Parts packaging code	QFP	QFP
package instruction	QFF,	QFF,
Contacts	256	256
Reach Compliance Code	compliant	compliant
ECCN code	3A001.A.2.C	3A001.A.2.C
boundary scan	YES	YES
maximum clock frequency	20 MHz	20 MHz
External data bus width	40	40
JESD-30 code	S-XQFP-F256	S-XQFP-F256
JESD-609 code	e4	e4
length	37.085 mm	37.085 mm
low power mode	NO	NO
Number of terminals	256	256
Maximum operating temperature	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C
Output data bus width	40	40
Package body material	UNSPECIFIED	UNSPECIFIED
encapsulated code	QFF	QFF
Package shape	SQUARE	SQUARE
Package form	FLATPACK	FLATPACK
Certification status	Not Qualified	Not Qualified
Filter level	MIL-PRF-38535 Class V	MIL-PRF-38535 Class Q
Maximum seat height	3.18 mm	3.18 mm
Maximum supply voltage	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	MILITARY	MILITARY
Terminal surface	GOLD	GOLD
Terminal form	FLAT	FLAT
Terminal pitch	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD
width	37.085 mm	37.085 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, FLOATING POINT PROCESSOR	DSP PERIPHERAL, FLOATING POINT PROCESSOR
Base Number Matches	1	1

Recommended Resources

Do you know about the BLE wall switch that does not require a neutral wire connection?

RTS709 circuit

Sensor power circuit diagram

Fully automatic micro-power time-controlled curtain machine circuit

Audio control and soft-switching amplifiers

Isolated instrument amplifier circuit

Platform builder issues: Open platform builder, file->new platform is greyed out and cannot be used. Is there any component not installed?...; hkr10221 Embedded System

A novice asks about AD copper plating, thank you: After the copper is applied, there is an extra layer of PolyRegion. I looked at the previous board and found that there is no such layer. How can I cancel it? Thank you...; poxiaochao PCB Design

A little question about push and pop instructions: Can push and pop operate on general registers Ri and A? Is it possible to do push Ri pop A?...; IQ46 Embedded System

How to boot STM32 from Sram? (using gcc): After I loaded the program into the memory, it could not be run. I used openocd to manually modify the PC to the address pointed to by 0x2000'0004 before it could run. After looking at the device refe...; dukedz stm32/stm8

Many problems in wince startup: Dear friends: I am learning wince by myself recently. When wince is turned on, if the touch screen is clicked, a dialog will pop up, otherwise, the application (My.exe I wrote casually) will be entere...; weiguozwg Embedded System

Photovoltaic inverter design based on Renesas solution: [align=left]In the world energy structure in the 20th century, the energy used by humans was mainly disposable energy such as oil, natural gas and coal. With the development of economy, the increase o...; flower_huanghua Energy Infrastructure?

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components