Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete
information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no
responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without
notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does
not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC
or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard
Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors
known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request.
SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause
or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further
testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale
Agreement, may be obtained by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems
Corporation (“SMSC”). Product names and company names are the trademarks of their respective holders.
SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES
OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND
ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE.
IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES;
OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON
CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR
NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
SMSC DS – LPC47M14X
Page 2
Rev. 03/19/2001
GENERAL DESCRIPTION
The LPC47M14x* is a 3.3V (5V tolerant) PC99 compliant Super I/O controller with an LPC interface and a standalone
USB hub. It is designed to be compatible with a family of Super I/O Controllers (LPC47M13x, LPC47M14x, and
LPC47M15x). To the interested reader, the LPC47M15x offers hardware monitoring capabilities. The first one
hundred pins of all these packages are completely pin compatible and offer the designer added flexibility in their
board designs. In addition, any board designed to support the LPC47M14x will automatically offer the dual capability
of supporting the LPC47M13x, as well.
The LPC47M14x implements the LPC interface, a pin reduced ISA bus interface which provides the same or better
performance as the ISA/X-bus with a substantial savings in pins used. This interface makes use of the PCI clock,
which runs at 33MHz instead of the traditional 8MHz for the ISA bus, that eases some complications found in
synchronous designs. In addition, all legacy drivers used for Super I/O components are still supported making this
new interface transparent to the supporting software. The LPC bus also supports power management, such as
wake-up and sleep modes, in the same way as the PCI bus.
The LPC47M14X incorporates a standalone USB Hub, implementing one upstream port and up to four (4)
downstream ports, with an internal data path connection for programming the USB Vendor ID, Product ID and Device
Revision Number. The number of active downstream ports is also programmable or selectable with external jumpers.
This programming is done by BIOS accessing the hub control registers.
The LPC47M14x has incorporated the following Super I/O components: a parallel port that is compatible with IBM
PC/AT architecture, as well as the IEEE 1284 EPP and ECP; two serial ports that are 16C550A UART compatible; a
keyboard/mouse controller that uses an 8042 microcontroller; two floppy controllers, which use SMSC's true CMOS
765B core; two infrared ports that are IrDA 1.0 compliant; a MIDI interface, which is a MPU-401-compatible; and 37
General Purpose I/O control functions, which offer flexibility to the system designer. The true CMOS 765B core
provides 100% compatibility with IBM PC/XT and PC/AT architectures and is software and register compatible with
the 82077AA. This chip also controls two LED’s, a dual game port interface, and the speed of two fans with fan
tachometer inputs through the use of a pulse width modulation scheme.
The LPC47M14x is ACPI 1.0 compatible and therefore supports multiple low power-down modes. It incorporates
sophisticated power control circuitry (PCC) which includes support for keyboard and mouse wake-up events.
The LPC47M14X supports the ISA Plug-and-Play Standard (Version 1.0a). The I/O Address, DMA Channel and
hardware IRQ of each logical device in the LPC47M14X may be reprogrammed through the internal configuration
registers. There are 480
(960 for Parallel Port)
I/O address location options, a Serialized IRQ interface, and
four
DMA channels. On chip, Interrupt Generating Registers enable external software to generate IRQ1 through IRQ15 on
the Serial IRQ Interface.
The LPC47M14X does not require any external filter components and is therefore easy to use and offers lower
system costs and reduced board area.
*
The “x” in the part number is a designator that changes depending upon the particular BIOS used inside the specific
POWER FUNCTIONALITY...................................................................................................................................17
Field Definitions ......................................................................................................................................21
6.3.10 LPC Transfer ..........................................................................................................................................23
MIDI Data Port ........................................................................................................................................74
6.8.4
Status Port..............................................................................................................................................74
PARALLEL PORT ........................................................................................................................................78
6.9.1
IBM XT/AT Compatible, Bi-Directional and EPP Modes .........................................................................79
POWER MANAGEMENT .............................................................................................................................94
6.11
SERIAL IRQ .................................................................................................................................................98
6.14.3 GPIO Control ........................................................................................................................................ 112
6.14.5 GPIO PME and SMI Functionality......................................................................................................... 113
6.14.6 Either Edge Triggered Interrupts........................................................................................................... 114
6.14.7 LED Functionality.................................................................................................................................. 115
6.15
SYSTEM MANAGEMENT INTERRUPT (SMI)........................................................................................... 115
PME SUPPORT ......................................................................................................................................... 116
6.16.1 ‘Wake on Specific Key’ Option.............................................................................................................. 117
6.17 FAN SPEED CONTROL AND MONITORING............................................................................................ 118
6.17.1 Fan Speed Control................................................................................................................................ 118
6.17.2 Fan Tachometer Inputs......................................................................................................................... 119
GAME PORT LOGIC.................................................................................................................................. 122
6.19.1 Power Control Register......................................................................................................................... 124
Table 1 – Super I/O Block Addresses ........................................................................................................................20
Table 2 – Hub Descriptor to be Modified....................................................................................................................25
Table 3 – Status, Data and Control Registers ............................................................................................................27
Table 7 – Drive Type ID .............................................................................................................................................31
Table 20 – Effects of MT and N Bits...........................................................................................................................51
Table 21 – Skip Bit vs Read Data Command .............................................................................................................51
I am looking for an unused TI eZ430-RF2500 development kit for study purposes. If anyone has an unused TI eZ430-RF2500 development kit, please give it to me. QQ: 417248409...
[i=s]This post was last edited by yichun417 on 2015-11-16 09:50[/i] To use R7F0C809 for two-wire module development, you must design a two-wire power board module to provide the power and reference vo...
Arrow and Texas Instruments held a technical seminar, where many engineers were concerned about isolators, security monitoring solutions and wearable devices. Pictures speak louder than words....
The specific situation is as follows: I call the backlight driver in the display driver code implementation, and the H file of the backlight driver is imported into the display driver code. The specif...
I would like to ask, how can I run the application developed in VS2005 on the Feiling ARM development board, instead of debugging it synchronously on the computer! What file format should I convert it...
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
