EEWORLDEEWORLDEEWORLD

Part Number

Search

2SA0963

Description
For low-frequency power amplification
CategoryDiscrete semiconductor    The transistor   
File Size210KB,4 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Download Datasheet Parametric Compare View All

2SA0963 Overview

For low-frequency power amplification

2SA0963 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
package instructionFLANGE MOUNT, R-PSFM-T3
Reach Compliance Codeunknow
ECCN codeEAR99
Maximum collector current (IC)1.5 A
Collector-emitter maximum voltage40 V
ConfigurationSINGLE
Minimum DC current gain (hFE)80
JEDEC-95 codeTO-126
JESD-30 codeR-PSFM-T3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Polarity/channel typePNP
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
transistor applicationsAMPLIFIER
Transistor component materialsSILICON
Nominal transition frequency (fT)150 MHz
Base Number Matches1
Power Transistors
2SA0963
(2SA963)
Silicon PNP epitaxial planar type
For low-frequency power amplification
Complementary to 2SC2209
120°
Unit: mm
7.5
+0.5
–0.1
2.9
±0.2
M
Di ain
sc te
on na
tin nc
ue e/
d
Features
1.9
±0.1
2.3
±0.2
3.8
±0.3
11.0
±0.5
Absolute Maximum Ratings
T
a
=
25°C
Parameter
Symbol
V
CBO
V
CEO
I
C
V
EBO
I
CP
P
C
T
j
Collector-base voltage (Emitter open)
Collector-emitter voltage (Base open)
Emitter-base voltage (Collector open)
Collector current
Peak collector current
Collector power dissipation
*
Junction temperature
Storage temperature
Note) *: T
C
=
25°C
Electrical Characteristics
T
a
=
25°C
±
3°C
Parameter
Symbol
V
CBO
V
CEO
I
CBO
I
CEO
I
EBO
h
FE
Collector-base voltage (Emitter open)
Collector-emitter voltage (Base open)
Collector-base cutoff current (Emitter open)
Collector-emitter cutoff current (Base open)
e/
Emitter-base cutoff current (Collector open)
na
nc
Forward current transfer ratio
*
Collector-emitter saturation voltage
Base-emitter saturation voltage
Transition frequency
Collector output capacitance
(Common base, input open circuited)
Note) 1. Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 measuring methods for transistors.
2. *: Rank classification
Rank
h
FE
Q
80 to 160
R
120 to 220
Publication date: February 2003
tin
ue
Pl
pla d in
ea
ne clu
se
pla m d de
ht visi
ne ai ma s fo
tp t f
:// ol d d d nte inte llow
ww lo is is na n
i
w. win con con nce anc ng f
se g U tin tin t e ou
m R ue ue yp typ r P
ico L d d e
e
ro
ab ty ty
n.
du
pa ou pe pe
ct
d
na t l
life
so ate
cy
nic st
cle
.co inf
sta
.jp orm
ge
/e a
n/ tio
.
n.
Rating
−50
−40
−5
−3
10
Unit
V
V
0.75
±0.1
0.5
±0.1
Large collector power dissipation P
C
Output of 4 W to 5 W can be obtained by a complementary pair with
2SC2209
16.0
±1.0
4.6
±0.2
0.5
±0.1
1.26
±0.1
V
2.3
±0.2
−1.5
A
1
2
3
A
1: Emitter
2: Collector
3: Base
TO-126A-A1 Package
W
150
°C
T
stg
−55
to
+150
°C
Conditions
Min
−50
−40
Typ
Max
3.05
±0.1
Unit
V
I
C
=
−1
mA, I
E
= 0
I
C
=
−2
mA, I
B
= 0
V
sc
on
V
CB
= −20
V, I
E
=
0
V
CE
= −10
V, I
B
=
0
V
EB
= −5
V, I
C
=
0
−1
µA
µA
V
V
−100
−10
220
µA
Di
V
CE
= −5
V, I
C
= −1
A
80
V
CE(sat)
V
BE(sat)
f
T
C
ob
I
C
= −1.5
A, I
B
= −
0.15 A
I
C
= −2
A, I
B
= −
0.2 A
−1.0
ain
−1.5
te
V
CB
= −5
V, I
E
=
0.5 A, f
=
200 MHz
V
CB
=
−5
V, I
E
= 0, f = 1 MHz
150
70
MHz
pF
M
Note) The part number in the parenthesis shows conventional part number.
SJD00006BED
1

2SA0963 Related Products

2SA0963 2SA963
Description For low-frequency power amplification For low-frequency power amplification
package instruction FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3
Reach Compliance Code unknow unknow
ECCN code EAR99 EAR99
Maximum collector current (IC) 1.5 A 1.5 A
Collector-emitter maximum voltage 40 V 40 V
Configuration SINGLE SINGLE
Minimum DC current gain (hFE) 80 80
JEDEC-95 code TO-126 TO-126
JESD-30 code R-PSFM-T3 R-PSFM-T3
Number of components 1 1
Number of terminals 3 3
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR
Package form FLANGE MOUNT FLANGE MOUNT
Polarity/channel type PNP PNP
Certification status Not Qualified Not Qualified
surface mount NO NO
Terminal form THROUGH-HOLE THROUGH-HOLE
Terminal location SINGLE SINGLE
transistor applications AMPLIFIER AMPLIFIER
Transistor component materials SILICON SILICON
Nominal transition frequency (fT) 150 MHz 150 MHz
Base Number Matches 1 1
datasheet
Does the current column in the figure refer to input or output current? Does it have anything to do with the load? Also, the S in the I-TAPE column stands for Schmitt trigger. What does it mean?...
zhonghuadianzie PCB Design
NDIS compatibility help..urgent
My USB network card driver can run smoothly in XP. Today I installed a 2000 PRO system and wanted to check the compatibility of my driver. I found an installation error. I thought it was a DDK problem...
211wujianhua Embedded System
Compile a dual-way counter plus comparison program list
org 00hjmp configconfig:mov r0,#0mov r1,#0mov r2,#0mov r3,#0mov r4,#0mov r5,#0mov r6,#0mov r7,#0clr 40hclr 41hclr 42hclr 43hjmp mainmain:call k0call k1call k2call k3call bgcall jscall d1call d2inc r7c...
rain MCU
I am studying international economics and trade, and I have never studied electronics before. Due to work needs, I want to learn more about CCL and FR-4. Where can I find this knowledge online? What other books or materials can explain it?
I am studying international economics and trade, and I have never studied electronics before. Due to work needs, I want to learn more about CCL and FR-4. Where can I find this knowledge online? What o...
langlangzhi Embedded System
Although it is very simple, we still have to ask: ADC sampling control register sampling channel settings
Write Read_Adc in the ADC driver, set the sampling channel, pADCIOreg->rADCCON = (1rADCCON = (1rADCCON |= 0rADCCON |= 0x1; // start adc while(pADCIOreg->rADCCON & 0x1); //check if Enable_start is low ...
151724 Embedded System
Confused about the relationship between ADC sampling rate and input signal bandwidth and Shannon sampling law
For example, suppose the input signal frequency to be converted by the ADC is 50 MHz-70 MHz, and the signal bandwidth is 20 MHz. ,When I choose ADC, should I choose 40M sampling rate or 140M? I have s...
萤火 Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1364  133  2628  607  832  28  3  53  13  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号