EEWORLDEEWORLDEEWORLD

Part Number

Search

LMUN5135DW1T1

Description
Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network
CategoryDiscrete semiconductor    The transistor   
File Size315KB,12 Pages
ManufacturerLRC
Websitehttp://www.lrc.cn
Download Datasheet Parametric Compare View All

LMUN5135DW1T1 Overview

Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

LMUN5135DW1T1 Parametric

Parameter NameAttribute value
MakerLRC
package instruction,
Reach Compliance Codeunknow
Maximum collector current (IC)0.1 A
Minimum DC current gain (hFE)80
Number of components2
Polarity/channel typePNP
Maximum power dissipation(Abs)0.385 W
surface mountYES
Transistor component materialsSILICON
LESHAN RADIO COMPANY, LTD.
Dual Bias Resistor Transistors
PNP Silicon Surface Mount Transistors
with Monolithic Bias Resistor Network
The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias
network consisting of two resistors; a series base resistor and a base–emitter resistor. These
digital transistors are designed to replace a single device and its external resistor bias network.
The BRT eliminates these individual components by integrating them into a single device. In
the LMUN5111DW1T1 series, two BRT devices are housed in the SOT–363 package which
is ideal for low–power surface mount applications where board space is at a premium.
. Simplifies Circuit Design
. Reduces Board Space
. Reduces Component Count
. Available in 8 mm, 7 inch/3000 Unit Tape and Reel
LMUN5111DW1T1
Series
6
5
4
1
2
3
SC-88/SOT-363
6
5
4
MAXIMUM RATINGS
(T
A
= 25°C unless otherwise noted, common for Q
1
and Q
2
)
Rating
Symbol Value
Unit
Collector-Base Voltage
V
CBO
–50
Vdc
Collector-Emitter Voltage
V
CEO
–50
Vdc
Collector Current
I
C
–100 mAdc
THERMAL CHARACTERISTICS
Characteristic
(One Junction Heated)
Symbol
Max
Unit
Total Device Dissipation
P
D
187 (Note 1.)
mW
256 (Note 2.)
T
A
= 25°C
1.5 (Note 1.)
mW/°C
Derate above 25°C
2.0 (Note 2.)
Thermal Resistance –
Junction-to-Ambient
Characteristic
(Both Junctions Heated)
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance –
Junction-to-Ambient
Thermal Resistance –
Junction-to-Lead
Junction and Storage
Temperature
1. FR–4 @ Minimum Pad
R
θJA
670 (Note 1.)
490 (Note 2.)
°C/W
Q
2
R
2
R
1
1
2
R
1
R
2
Q
1
3
MARKING DIAGRAM
6
5
4
XX
1
2
3
xx = Device Marking
=
(See Page 2)
Symbol
P
D
Max
250 (Note 1.)
385 (Note 2.)
2.0 (Note 1.)
3.0 (Note 2.)
493 (Note 1.)
325 (Note 2.)
188 (Note 1.)
208 (Note 2.)
–55 to +150
Unit
mW
mW/°C
°C/W
°C/W
°C
DEVICE MARKING
INFORMATION
See specific marking information in
the device marking table on page 2 of
this data sheet.
R
θJA
R
θJL
T
J
, T
stg
2. FR–4 @ 1.0 x 1.0 inch Pad
LMUN5111DW–1/12

LMUN5135DW1T1 Related Products

LMUN5135DW1T1 LMUN5114DW1T1 LMUN5137DW1T1 LMUN5134DW1T1 LMUN5133DW1T1 LMUN5131DW1T1 LMUN5130DW1T1 LMUN5132DW1T1
Description Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network Dual Bias Resistor Transistors PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network
Maker LRC LRC LRC LRC LRC LRC LRC LRC
Reach Compliance Code unknow unknow unknow unknow unknow unknow unknow unknow
Maximum collector current (IC) 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A
Minimum DC current gain (hFE) 80 80 80 80 80 8 3 15
Number of components 2 2 2 2 2 2 2 2
Polarity/channel type PNP PNP PNP PNP PNP PNP PNP PNP
Maximum power dissipation(Abs) 0.385 W 0.385 W 0.385 W 0.385 W 0.385 W 0.385 W 0.385 W 0.385 W
surface mount YES YES YES YES YES YES YES YES
Transistor component materials SILICON SILICON SILICON SILICON SILICON SILICON SILICON SILICON

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1079  1849  1869  1956  2607  22  38  40  53  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号