M38510/05152BEA datasheet, PDF

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> M38510/05152BEA

M38510/05152BEA: DescriptionCMOS Dual J-K Master-Slave Flip-Flop 16-CDIP -55 to 125; Categorylogic logic; File Size2MB，28 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

M38510/05152BEA Overview

CMOS Dual J-K Master-Slave Flip-Flop 16-CDIP -55 to 125

M38510/05152BEA Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP-16
Contacts	16
Reach Compliance Code	not_compliant
Factory Lead Time	6 weeks
series	4000/14000/40000
JESD-30 code	R-GDIP-T16
length	19.56 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	J-K FLIP-FLOP
Maximum Frequency@Nom-Sup	700000 Hz
MaximumI(ol)	-0.0015 A
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5/15 V
Maximum supply current (ICC)	0.06 mA
Prop。Delay @ Nom-Sup	130 ns
propagation delay (tpd)	940 ns
Certification status	Qualified
Schmitt trigger	No
Filter level	MIL-PRF-38535 Class B
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	10 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	6.92 mm
minfmax	1 MHz
Base Number Matches	1

M38510/05152BEA Related Products

	M38510/05152BEA	CD4027BF	CD4027BF3A	JM38510/05152BEA	CD4027B	CD4027B-MIL
Description	CMOS Dual J-K Master-Slave Flip-Flop 16-CDIP -55 to 125	CMOS Dual J-K Master-Slave Flip-Flop 16-CDIP -55 to 125	CMOS Dual J-K Master-Slave Flip-Flop 16-CDIP -55 to 125	CMOS Dual J-K Master-Slave Flip-Flop 16-CDIP -55 to 125	CD4027B CMOS Dual J-K Master-Slave Flip-Flop	CD4027B-MIL CMOS Dual J-K Master-Slave Flip-Flop
Schmitt trigger	No	No	No	No	No	No
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-	-
Parts packaging code	DIP	DIP	DIP	DIP	-	-
package instruction	DIP-16	DIP-16	DIP-16	DIP,	-	-
Contacts	16	16	16	16	-	-
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	-	-
series	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	-	-
JESD-30 code	R-GDIP-T16	R-GDIP-T16	R-GDIP-T16	R-GDIP-T16	-	-
length	19.56 mm	19.305 mm	19.305 mm	19.56 mm	-	-
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	-	-
Logic integrated circuit type	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	-	-
MaximumI(ol)	-0.0015 A	-0.0015 A	-0.0015 A	-0.0015 A	-	-
Number of digits	2	2	2	2	-	-
Number of functions	2	2	2	2	-	-
Number of terminals	16	16	16	16	-	-
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	-	-
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-	-
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	-	-
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	-	-
encapsulated code	DIP	DIP	DIP	DIP	-	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	-
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	-	-
method of packing	TUBE	TUBE	TUBE	TUBE	-	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
Maximum supply current (ICC)	0.06 mA	0.6 mA	0.06 mA	0.06 mA	-	-
Prop。Delay @ Nom-Sup	130 ns	130 ns	130 ns	130 ns	-	-
propagation delay (tpd)	940 ns	300 ns	300 ns	300 ns	-	-
Certification status	Qualified	Not Qualified	Not Qualified	Not Qualified	-	-
Maximum seat height	5.08 mm	5.08 mm	5.08 mm	5.08 mm	-	-
Maximum supply voltage (Vsup)	18 V	18 V	18 V	18 V	-	-
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	-	-
Nominal supply voltage (Vsup)	10 V	5 V	5 V	5 V	-	-
surface mount	NO	NO	NO	NO	-	-
technology	CMOS	CMOS	CMOS	CMOS	-	-
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	-	-
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	-	-
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	-	-
Terminal location	DUAL	DUAL	DUAL	DUAL	-	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	-	-
width	6.92 mm	7.62 mm	7.62 mm	6.92 mm	-	-
minfmax	1 MHz	12 MHz	12 MHz	12 MHz	-	-
Base Number Matches	1	1	1	1	-	-

Recommended Resources

A typical application circuit diagram of PS61040

Loom circuit

Pre-regulated high voltage power supply circuit

DC shunt motor speed control circuit

bridge circuit

JJlB-90～315/380-2 type auto-coupling step-down starter circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components