SNJ54LS54J datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SNJ54LS54J

SNJ54LS54J: Description4-Wide AND-OR-invert Gates 14-CDIP -55 to 125; Categorylogic logic; File Size352KB，11 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SNJ54LS54J Overview

4-Wide AND-OR-invert Gates 14-CDIP -55 to 125

SNJ54LS54J Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP-14
Contacts	14
Reach Compliance Code	not_compliant
ECCN code	EAR99
Factory Lead Time	1 week
Other features	2-3-3-2 INPUT
series	LS
JESD-30 code	R-GDIP-T14
length	19.56 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	AND-OR-INVERT GATE
MaximumI(ol)	-0.0004 A
Number of functions	1
Number of entries	10
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	2 mA
Prop。Delay @ Nom-Sup	20 ns
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	MIL-PRF-38535
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm
Base Number Matches	1

SNJ54LS54J Related Products

	SNJ54LS54J	SN5454J	SN54LS54J	SNJ5454J	SNJ54LS54W	SN5454	SN54LS54
Description	4-Wide AND-OR-invert Gates 14-CDIP -55 to 125	4-Wide AND-OR-invert Gates 14-CDIP -55 to 125	4-Wide AND-OR-invert Gates 14-CDIP -55 to 125	4-Wide AND-OR-invert Gates 14-CDIP -55 to 125	4-Wide AND-OR-invert Gates 14-CFP -55 to 125	SN5454 4-Wide AND-OR-invert Gates	SN54LS54 4-Wide AND-OR-invert Gates
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-	-
Maker	Texas Instruments	Texas Instruments	Texas Instruments	-	Texas Instruments	-	-
Parts packaging code	DIP	DIP	DIP	DIP	DFP	-	-
package instruction	DIP-14	DIP, DIP14,.3	DIP-14	DIP, DIP14,.3	DFP-14	-	-
Contacts	14	14	14	14	14	-	-
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	-	-
Factory Lead Time	1 week	6 weeks	6 weeks	-	1 week	-	-
Other features	2-3-3-2 INPUT	2-2-2-2 INPUT	2-3-3-2 INPUT	2-2-2-2 INPUT	2-3-3-2 INPUT	-	-
series	LS	TTL/H/L	LS	TTL/H/L	LS	-	-
JESD-30 code	R-GDIP-T14	R-GDIP-T14	R-GDIP-T14	R-GDIP-T14	R-GDFP-F14	-	-
length	19.56 mm	19.56 mm	19.56 mm	19.56 mm	9.21 mm	-	-
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	15 pF	-	-
Logic integrated circuit type	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	-	-
MaximumI(ol)	-0.0004 A	-0.0004 A	-0.0004 A	-0.0004 A	-0.0004 A	-	-
Number of functions	1	1	1	1	1	-	-
Number of entries	10	8	10	8	10	-	-
Number of terminals	14	14	14	14	14	-	-
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	-	-
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-	-
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	-	-
encapsulated code	DIP	DIP	DIP	DIP	DFP	-	-
Encapsulate equivalent code	DIP14,.3	DIP14,.3	DIP14,.3	DIP14,.3	FL14,.3	-	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	-
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	FLATPACK	-	-
method of packing	TUBE	TUBE	TUBE	TUBE	TUBE	-	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
Maximum supply current (ICC)	2 mA	9.5 mA	2 mA	9.5 mA	2 mA	-	-
Prop。Delay @ Nom-Sup	20 ns	15 ns	20 ns	22 ns	20 ns	-	-
propagation delay (tpd)	20 ns	15 ns	20 ns	15 ns	20 ns	-	-
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-	-
Schmitt trigger	NO	NO	NO	NO	NO	-	-
Maximum seat height	5.08 mm	5.08 mm	5.08 mm	5.08 mm	2.03 mm	-	-
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	-	-
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	-	-
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	-	-
surface mount	NO	NO	NO	NO	YES	-	-
technology	TTL	TTL	TTL	TTL	TTL	-	-
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	-	-
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	FLAT	-	-
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm	-	-
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	-	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
width	7.62 mm	7.62 mm	7.62 mm	6.67 mm	6.29 mm	-	-
Base Number Matches	1	-	1	1	1	-	-

Recommended Resources

Simple AC power short circuit protection circuit

Intelligent control module and computer interface

The production of "Walkman" power connector 03

Half o'clock chime circuit e

Double-limited voltage comparator circuit

long timer

mcsdk edma3_lld compilation error: I am using mcsdk_1_01_00_02. When I enter the directory edma3_lld_02_11_09_08/examples/edma3_driver/evmOMAPL138 to compile the edma3 example, the following error occurs: root@silent:/opt/ti/edma3_lld_...; 倚楼、听风雨 DSP and ARM Processors

About the write operation of NOR flash: Original post address: http://topic.eeworld.net/u/20080521/16/8dd26e1c-2e9b-4277-877b-5f888125bc35.html?seed=2142211368 Our current system uses Samsung 44b0 platform, an 8M sram, an 8M nor flash, and ...; fjjiin Embedded System

Gaofen asks: How does CPM in the MPC82xx series PPC work?: The CPM module of powerpc integrates many communication protocols. I am not very clear about some of them. For example: a 10M UDP packet comes in from the FCC network port, which cannot be transmitted...; djf876 Embedded System

TI C6000 Software Development Process and Program Optimization Technology: [size=4] The software development process of TI C6000 focuses on the C/C++ program optimization technology of the C6000 series, including optimization process, C/C++ code optimization method, and line...; 灞波儿奔 DSP and ARM Processors

Small UAV environmental monitoring works continue to develop records: Thanks to the official financial support from eeworld and st, I was able to continue developing my work. The work of the SensorTile competition was just a rough work, ugly on the outside, and was not ...; w562601331 MEMS sensors

[PCB Q&A] Ask and answer again, accumulate knowledge!: :pleased:It's the half-monthly Q&A time again~ Let's practice~~ [color=#ff00ff] [/color] [color=#ff00ff]1. How should the ground wires between several PCBs be connected when forming a system? [/color]...; okhxyyo PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components