CD74HC4075 datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > semiconductor> logic> CD74HC4075

CD74HC4075: DescriptionCD74HC4075 High Speed CMOS Logic Triple 3-Input OR Gates; Categorysemiconductor logic; File Size1MB，22 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

CD74HC4075 Overview

CD74HC4075 High Speed CMOS Logic Triple 3-Input OR Gates

CD74HC4075 Parametric

Parameter Name	Attribute value
Output type	Push-Pull
Technology Family	HC
Rating	Catalog
Input type	Standard CMOS
Data rate(Max)(Mbps)	28
Inputs per channel	3
IOH(Max)(mA)	-5.2
VCC(Max)(V)	6
Package Group	PDIP\|14,SOIC\|14,SO\|14,TSSOP\|14
VCC(Min)(V)	2
Operating temperature range(C)	-55 to 125
Features	High Speed (tpd 10-50ns)
IOL(Max)(mA)	5.2
Approx. price(US$)	0.15 \| 1ku
Channels(#)	3

CD74HC4075 Related Products

	CD74HC4075	5962-87722012A	5962-8772201CA	CD54HC4075F3A	CD54HC4075FK	CD54HCT4075F3A	CD54HC4075	CD54HCT4075	CD74HCT4075
Description	CD74HC4075 High Speed CMOS Logic Triple 3-Input OR Gates	High Speed CMOS Logic Triple 3-Input OR Gates 20-LCCC -55 to 125	High Speed CMOS Logic Triple 3-Input OR Gates 14-CDIP -55 to 125	High Speed CMOS Logic Triple 3-Input OR Gates 14-CDIP -55 to 125	High Speed CMOS Logic Triple 3-Input OR Gates 20-LCCC -55 to 125	High Speed CMOS Logic Triple 3-Input OR Gates 14-CDIP -55 to 125	CD54HC4075 High Speed CMOS Logic Triple 3-Input OR Gates	CD54HCT4075 High Speed CMOS Logic Triple 3-Input OR Gates	CD74HCT4075 High Speed CMOS Logic Triple 3-Input OR Gates
Brand Name	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-	-	-
Parts packaging code	-	QLCC	DIP	DIP	QLCC	DIP	-	-	-
package instruction	-	QCCN, LCC20,.35SQ	DIP, DIP14,.3	DIP, DIP14,.3	QCCN, LCC20,.35SQ	DIP, DIP14,.3	-	-	-
Contacts	-	20	14	14	20	14	-	-	-
Reach Compliance Code	-	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	-	-	-
Factory Lead Time	-	6 weeks	1 week	1 week	6 weeks	1 week	-	-	-
series	-	HC/UH	HC/UH	HC/UH	HC	HCT	-	-	-
JESD-30 code	-	S-CQCC-N20	R-GDIP-T14	R-CDIP-T14	S-CQCC-N20	R-CDIP-T14	-	-	-
length	-	8.89 mm	19.56 mm	19.56 mm	8.89 mm	19.56 mm	-	-	-
Load capacitance (CL)	-	50 pF	50 pF	50 pF	50 pF	50 pF	-	-	-
Logic integrated circuit type	-	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE	-	-	-
MaximumI(ol)	-	0.0052 A	0.0052 A	0.0052 A	0.0052 A	0.0052 A	-	-	-
Number of functions	-	3	3	3	3	3	-	-	-
Number of entries	-	3	3	3	3	3	-	-	-
Number of terminals	-	20	14	14	20	14	-	-	-
Maximum operating temperature	-	125 °C	125 °C	125 °C	125 °C	125 °C	-	-	-
Minimum operating temperature	-	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-	-	-
Package body material	-	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	-	-	-
encapsulated code	-	QCCN	DIP	DIP	QCCN	DIP	-	-	-
Encapsulate equivalent code	-	LCC20,.35SQ	DIP14,.3	DIP14,.3	LCC20,.35SQ	DIP14,.3	-	-	-
Package shape	-	SQUARE	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	-	-	-
Package form	-	CHIP CARRIER	IN-LINE	IN-LINE	CHIP CARRIER	IN-LINE	-	-	-
method of packing	-	TUBE	TUBE	TUBE	TUBE	TUBE	-	-	-
Peak Reflow Temperature (Celsius)	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-	-
power supply	-	2/6 V	2/6 V	2/6 V	2/6 V	5 V	-	-	-
Maximum supply current (ICC)	-	0.16 mA	0.16 mA	0.04 mA	0.04 mA	0.04 mA	-	-	-
Prop。Delay @ Nom-Sup	-	175 ns	35 ns	30 ns	30 ns	36 ns	-	-	-
propagation delay (tpd)	-	150 ns	150 ns	150 ns	150 ns	36 ns	-	-	-
Certification status	-	Qualified	Qualified	Not Qualified	Not Qualified	Not Qualified	-	-	-
Schmitt trigger	-	NO	NO	NO	NO	NO	-	-	-
Maximum seat height	-	2.03 mm	5.08 mm	5.08 mm	2.03 mm	5.08 mm	-	-	-
Maximum supply voltage (Vsup)	-	6 V	6 V	6 V	6 V	5.5 V	-	-	-
Minimum supply voltage (Vsup)	-	2 V	2 V	2 V	2 V	4.5 V	-	-	-
Nominal supply voltage (Vsup)	-	4.5 V	4.5 V	4.5 V	4.5 V	5 V	-	-	-
surface mount	-	YES	NO	NO	YES	NO	-	-	-
technology	-	CMOS	CMOS	CMOS	CMOS	CMOS	-	-	-
Temperature level	-	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	-	-	-
Terminal form	-	NO LEAD	THROUGH-HOLE	THROUGH-HOLE	NO LEAD	THROUGH-HOLE	-	-	-
Terminal pitch	-	1.27 mm	2.54 mm	2.54 mm	1.27 mm	2.54 mm	-	-	-
Terminal location	-	QUAD	DUAL	DUAL	QUAD	DUAL	-	-	-
Maximum time at peak reflow temperature	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-	-
width	-	8.89 mm	6.67 mm	7.62 mm	8.89 mm	7.62 mm	-	-	-

Recommended Resources

Long time pulse delay circuit

Two types of multi-stage negative feedback amplifiers b

Light touch shift regulator circuit

ATARI pulse width modulation regulated power supply circuit

STR80145 application circuit diagram a

The most practical basic diagram circuit 02-stabilized power supply with amplified transistor

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components