EEWORLDEEWORLDEEWORLD

Part Number

Search

LH540203D-25

Description
CMOS 2048X9 ASYNCHRONOUS FIFO
File Size151KB,17 Pages
ManufacturerSHARP
Websitehttp://sharp-world.com/products/device/
Download Datasheet View All

LH540203D-25 Overview

CMOS 2048X9 ASYNCHRONOUS FIFO

LH540203
FEATURES
Fast Access Times: 15/20/25/35/50 ns
Fast-Fall-Through Time Architecture Based on
CMOS Dual-Port SRAM Technology
Input Port and Output Port Have Entirely
Independent Timing
Expandable in Width and Depth
Full, Half-Full, and Empty Status Flags
Data Retransmission Capability
TTL-Compatible I/O
Pin and Functionally Compatible with Sharp LH5498
and with Am/IDT/MS7203
Control Signals Assertive-LOW for Noise Immunity
Packages:
28-Pin, 300-mil PDIP
28-Pin, 300-mil SOJ *
32-Pin PLCC
CMOS 2048
×
9 Asynchronous FIFO
FUNCTIONAL DESCRIPTION
The LH540203 is a FIFO (First-In, First-Out) memory
device, based on fully-static CMOS dual-port SRAM tech-
nology, capable of storing up to 2048 nine-bit words. It
follows the industry-standard architecture and package
pinouts for nine-bit asynchronous FIFOs. Each nine-bit
LH540203 word may consist of a standard eight-bit byte,
together with a parity bit or a block-marking/framing bit.
The input and output ports operate entirely inde-
pendently of each other, unless the LH540203 becomes
either totally full or else totally empty. Data flow at a port
is initiated by asserting either of two asynchronous, as-
sertive-LOW control inputs: Write (W) for data entry at the
input port, or Read (R) for data retrieval at the output port.
Full, Half-Full, and Empty status flags monitor the
extent to which the internal memory has been filled. The
system may make use of these status outputs to avoid
the risk of data loss, which otherwise might occur either
by attempting to write additional words into an already-full
LH540203, or by attempting to read additional words from
an already-empty LH540203. When an LH540203 is
operating in a depth-cascaded configuration, the Half-Full
Flag is not available.
PIN CONNECTIONS
NC
*
28-PIN PDIP
28-PIN SOJ
*
D
3
D
8
D
4
W
D
8
D
3
D
2
D
1
D
0
XI
FF
Q
0
Q
1
Q
2
Q
3
Q
8
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
D
4
D
5
D
6
D
7
FL/RT
RS
EF
XO/HF
Q
7
Q
6
Q
5
Q
4
R
540203-2D
4
D
2
D
1
D
0
XI
FF
Q
0
Q
1
NC
Q
2
5
6
7
8
9
10
11
12
13
3
2
1
32 31 30
29
28
27
26
25
24
23
22
21
D
6
D
7
NC
FL/RT
RS
EF
XO/HF
Q
7
Q
6
14 15 16 17 18 19 20
NC
*
Q
3
V
SS
Q
8
R
Q
4
NOTE:
*
= No external electrical connections are allowed.
540203-3D
Figure 1. Pin Connections for PDIP and
SOJ * Packages
Figure 2. Pin Connections for PLCC Package
* This is a final data sheet; except that all references to the SOJ package have Advance Information status.
Q
5
D
5
W
TOP VIEW
32-PIN PLCC
V
CC
TOP VIEW
1
How much can my friends who work in embedded systems afford in Beijing with their monthly salary?
A friend of mine wants to work in Beijing. He has 3 years of experience in embedded systems. He is good at software and hardware. He can work on general projects independently. Can you please help me ...
simonprince Talking
Knowledge about op amps
[i=s] This post was last edited by paulhyde on 2014-9-15 09:37 [/i] Some used op amp chip information and op amp usage tips~~~...
selia1987 Electronics Design Contest
The difference between cpld and fpga
Systematic comparison, shared with you: Although FPGA and CPLD are both programmable ASIC devices with many common features, they have their own characteristics due to the differences in the structure...
glorey FPGA/CPLD
Harry Potter and the Deathly Hallows
The long-awaited Harry Potter and the Deathly Hallows 7 is out, and I share with you the fast download in txt format. The seventh part finally tells the story of the survivors reuniting 19 years later...
feifei Talking
The truth is simple. Why is the invariance of the speed of light so obscure and difficult to understand? Which master can explain the mystery?
The truth is simple. Why is the invariance of the speed of light so obscure and difficult to understand? Which master can explain the mystery?...
深圳小花 PCB Design
[TI recommended course] #Innovation of general-purpose op amp and comparator chips#
//training.eeworld.com.cn/TI/show/course/5674...
zrk787 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 444  1309  1001  2640  670  9  27  21  54  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号